OpenCores
URL https://opencores.org/ocsvn/gpio/gpio/trunk

Subversion Repositories gpio

[/] [gpio/] [trunk/] [sim/] [rtl_sim/] [log/] [ncelab.log] - Blame information for rev 54

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 54 gorand
TOOL:   ncelab  04.10-b001: Started on Dec 09, 2003 at 12:18:09
2 48 gorand
ncelab
3
    -f ncelab.args
4
        -MESSAGES
5
        -NOCOPYRIGHT
6
        -CDSLIB ../bin/cds.lib
7
        -HDLVAR ../bin/hdl.var
8
        -LOGFILE ../log/ncelab.log
9
        -SNAPSHOT worklib.bench:rtl
10
        -NO_TCHK_MSG
11
        -ACCESS +RWC
12
        worklib.tb_tasks
13
        worklib.gpio_testbench
14
 
15
        Elaborating the design hierarchy:
16
                Caching library 'worklib' ....... Done
17
        Building instance overlay tables: .................... Done
18
        Generating native compiled code:
19
                worklib.clkrst:v <0x67faf15a>
20
                        streams:   2, words:  1034
21
                worklib.gpio_mon:v <0x50b5485b>
22
                        streams:   6, words:  1408
23
                worklib.gpio_testbench:v <0x2b2f512c>
24
                        streams:   2, words:   300
25
                worklib.gpio_top:v <0x2a4cd65a>
26
                        streams:  72, words: 55544
27
                worklib.tb_tasks:v <0x3e6d21f9>
28
                        streams:  33, words: 52966
29
                worklib.wb_master:v <0x2119db6d>
30
                        streams:  38, words: 21648
31
        Loading native compiled code:     .................... Done
32
        Building instance specific data structures.
33
        Design hierarchy summary:
34
                                  Instances  Unique
35
                Modules:                  6       6
36
                Registers:              122     122
37
                Scalar wires:            23       -
38
                Vectored wires:          14       -
39
                Always blocks:           24      24
40
                Initial blocks:           3       3
41
                Cont. assignments:       10      17
42
                Pseudo assignments:       2      43
43
                Simulation timescale:  10ps
44
        Writing initial simulation snapshot: worklib.bench:rtl
45 54 gorand
TOOL:   ncelab  04.10-b001: Exiting on Dec 09, 2003 at 12:18:10  (total: 00:00:01)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.