1 |
48 |
edn_walter |
// master_bfm.v
|
2 |
|
|
|
3 |
|
|
// This file was auto-generated as part of a SOPC Builder generate operation.
|
4 |
|
|
// If you edit it your changes will probably be lost.
|
5 |
|
|
//
|
6 |
|
|
// The HDL file this wrapper is instantiating was not analysed successfully.
|
7 |
|
|
// This can cause problems with the wrapper not matching the child module.
|
8 |
|
|
// Please check that your hw.tcl file includes the following two commands:
|
9 |
|
|
// `set_module_property TOP_LEVEL_HDL_FILE` and
|
10 |
|
|
// `set_module_property TOP_LEVEL_HDL_MODULE`
|
11 |
|
|
// Please also check that the HDL file does not contain syntax errors.
|
12 |
|
|
|
13 |
|
|
module master_bfm (
|
14 |
|
|
input wire clk, // clk.clk
|
15 |
|
|
input wire reset, // clk_reset.reset
|
16 |
|
|
output wire [15:0] avm_address, // m0.address
|
17 |
|
|
input wire [31:0] avm_readdata, // .readdata
|
18 |
|
|
output wire [31:0] avm_writedata, // .writedata
|
19 |
|
|
input wire avm_waitrequest, // .waitrequest
|
20 |
|
|
output wire avm_write, // .write
|
21 |
|
|
output wire avm_read, // .read
|
22 |
|
|
input wire avm_readdatavalid // .readdatavalid
|
23 |
|
|
);
|
24 |
|
|
|
25 |
|
|
altera_avalon_mm_master_bfm #(
|
26 |
|
|
.AV_ADDRESS_W (16),
|
27 |
|
|
.AV_SYMBOL_W (8),
|
28 |
|
|
.AV_NUMSYMBOLS (4),
|
29 |
|
|
.AV_BURSTCOUNT_W (3),
|
30 |
|
|
.AV_READRESPONSE_W (8),
|
31 |
|
|
.AV_WRITERESPONSE_W (8),
|
32 |
|
|
.USE_READ (1),
|
33 |
|
|
.USE_WRITE (1),
|
34 |
|
|
.USE_ADDRESS (1),
|
35 |
|
|
.USE_BYTE_ENABLE (0),
|
36 |
|
|
.USE_BURSTCOUNT (0),
|
37 |
|
|
.USE_READ_DATA (1),
|
38 |
|
|
.USE_READ_DATA_VALID (1),
|
39 |
|
|
.USE_WRITE_DATA (1),
|
40 |
|
|
.USE_BEGIN_TRANSFER (0),
|
41 |
|
|
.USE_BEGIN_BURST_TRANSFER (0),
|
42 |
|
|
.USE_WAIT_REQUEST (1),
|
43 |
|
|
.USE_TRANSACTIONID (0),
|
44 |
|
|
.USE_WRITERESPONSE (0),
|
45 |
|
|
.USE_READRESPONSE (0),
|
46 |
|
|
.USE_CLKEN (0),
|
47 |
|
|
.AV_BURST_LINEWRAP (0),
|
48 |
|
|
.AV_BURST_BNDR_ONLY (0),
|
49 |
|
|
.AV_MAX_PENDING_READS (1),
|
50 |
|
|
.AV_FIX_READ_LATENCY (0),
|
51 |
|
|
.AV_READ_WAIT_TIME (0),
|
52 |
|
|
.AV_WRITE_WAIT_TIME (0),
|
53 |
|
|
.REGISTER_WAITREQUEST (0),
|
54 |
|
|
.AV_REGISTERINCOMINGSIGNALS (0)
|
55 |
|
|
) master_bfm (
|
56 |
|
|
.clk (clk), // clk.clk
|
57 |
|
|
.reset (reset), // clk_reset.reset
|
58 |
|
|
.avm_address (avm_address), // m0.address
|
59 |
|
|
.avm_readdata (avm_readdata), // .readdata
|
60 |
|
|
.avm_writedata (avm_writedata), // .writedata
|
61 |
|
|
.avm_waitrequest (avm_waitrequest), // .waitrequest
|
62 |
|
|
.avm_write (avm_write), // .write
|
63 |
|
|
.avm_read (avm_read), // .read
|
64 |
|
|
.avm_readdatavalid (avm_readdatavalid), // .readdatavalid
|
65 |
|
|
.avm_burstcount (), // (terminated)
|
66 |
|
|
.avm_begintransfer (), // (terminated)
|
67 |
|
|
.avm_beginbursttransfer (), // (terminated)
|
68 |
|
|
.avm_byteenable (), // (terminated)
|
69 |
|
|
.avm_arbiterlock (), // (terminated)
|
70 |
|
|
.avm_debugaccess (), // (terminated)
|
71 |
|
|
.avm_transactionid (), // (terminated)
|
72 |
|
|
.avm_readresponse (8'b00000000), // (terminated)
|
73 |
|
|
.avm_readid (8'b00000000), // (terminated)
|
74 |
|
|
.avm_writeresponserequest (), // (terminated)
|
75 |
|
|
.avm_writeresponse (8'b00000000), // (terminated)
|
76 |
|
|
.avm_writeresponsevalid (1'b0), // (terminated)
|
77 |
|
|
.avm_writeid (8'b00000000), // (terminated)
|
78 |
|
|
.avm_clken () // (terminated)
|
79 |
|
|
);
|
80 |
|
|
|
81 |
|
|
endmodule
|