Hardware Assisted IEEE 1588 IP Core. The necessary FPGA logic to assist SW protocol stack in implementing the Precision Time Protocol (IEEE 1588-2008) on 1000M/100M/10M Ethernet networks. PTP packet transmitting and receiving is implemented with any existing MAC inside or outside the FPAG; The IP Core will implement the tunable Real-Time Clock and Time Stamping of PTP event packets (L2, UDP/IPv4/MPLS/VLAN and UDP/IPv6/MPLS/VLAN) in two-step-mode.
4
5
Feature Description
6
7
RTC: Real Time Clock.
8
* Standard PTP clock output with 2^48s and 2^32ns time resolution.
9
* Tunable accumulator based clock with 2^-8ns time resolution and 2^-32ns period resolution.
10
** Direct ToD write, with 2^-8ns resolution.
11
** Direct frequency write, with 2^-32ns resolution.
12
** Timed temporary time adjustment, with 2^-8ns resolution and 2^32bit timer.
13
* Clock Domain Crossing hand-shaking, for SW read and write accesses.
14
15
TSU: Time Stamping Unit.
16
* Two-Step PTP operation.
17
* 15-entry timestamp queue.
18
* 128bit timestamp format.
19
** 16bit extra information.
20
** 80bit timestamp.
21
** 32bit packet identity data.
22
* GMII interface tap with line-speed PTP event packet parsing.
23
** Sync
24
** Delay_Req
25
** Pdelay_Req
26
** Pdelay_Resp
27
* Variety of PTP packet formats support.
28
** L2 PTP packet with stacked VLAN tags.
29
** IPv4 and IPv6 UDP PTP packet with stacked VLAN tags and stacked MPLS labels.
30
* 32bit internal datapath for easier timing closure.
31
32
SystemVerilog DPI based simulation environment is included for SW driver development.
33
34
The IP Core can be used as an IP Component in Altera SOPC Builder.
35
36
The only FPGA vendor dependent module is the timestamp queue. This Altera DCFIFO can be replaced by other FPGA vendor specific dual clock FIFO.
