OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [rtl/] [tsu/] [ptp_queue.v] - Blame information for rev 68

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 68 ash_riple
/*
2
 * ptp_queue.v
3
 *
4
 * Copyright (c) 2012, BABY&HW. All rights reserved.
5
 *
6
 * This library is free software, you can redistribute it and/or
7
 * modify it under the terms of the GNU Lesser General Public
8
 * License as published by the Free Software Foundation, either
9
 * version 2.1 of the License, or (at your option) any later version.
10
 *
11
 * This library is distributed in the hope that it will be useful,
12
 * but WITHOUT ANY WARRANTY, without even the implied warranty of
13
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
 * Lesser General Public License for more details.
15
 *
16
 * You should have received a copy of the GNU Lesser General Public
17
 * License along with this library, if not, write to the Free Software
18
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
19
 * MA 02110-1301  USA
20
 */
21 27 edn_walter
 
22 68 ash_riple
`timescale 1ns/1ns
23
`include "define.h"
24 27 edn_walter
 
25 68 ash_riple
module ptp_queue (
26
  input          aclr,
27
  input  [127:0] data,
28
  input          rdclk,
29
  input          rdreq,
30
  input          wrclk,
31
  input          wrreq,
32
  output [127:0] q,
33
  output         rdempty,
34
  output [  3:0] rdusedw,
35
  output         wrfull,
36
  output [  3:0] wrusedw
37
);
38 27 edn_walter
 
39 68 ash_riple
`ifdef USE_ALTERA_IP
40
dcfifo_128b_16 dcfifo(
41
  .aclr(aclr),
42 27 edn_walter
 
43 68 ash_riple
  .wrclk(wrclk),
44
  .wrreq(wrreq),
45
  .data(data),
46
  .wrfull(wrfull),
47
  .wrusedw(wrusedw),
48 27 edn_walter
 
49 68 ash_riple
  .rdclk(rdclk),
50
  .rdreq(rdreq),
51
  .q(q),
52
  .rdempty(rdempty),
53
  .rdusedw(rdusedw)
54
);
55 27 edn_walter
`endif
56
 
57 68 ash_riple
`ifdef USE_XILINX_IP
58
dcfifo_128b_16 dcfifo(
59
  .rst(aclr),
60 27 edn_walter
 
61 68 ash_riple
  .wr_clk(wrclk),
62
  .wr_en(wrreq),
63
  .din(data),
64
  .full(wrfull),
65
  .wr_data_count(wrusedw),
66 27 edn_walter
 
67 68 ash_riple
  .rd_clk(rdclk),
68
  .rd_en(rdreq),
69
  .dout(q),
70
  .empty(rdempty),
71
  .rd_data_count(rdusedw)
72
);
73
`endif
74 27 edn_walter
 
75
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.