OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [sys/] [xilinx_xps/] [system.mhs] - Blame information for rev 74

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 73 ash_riple
 
2
 PARAMETER VERSION = 2.1.0
3
 
4
 
5
 PORT ha1588_axi_0_rx_gmii_data_pin = ha1588_axi_0_rx_gmii_data, DIR = I, VEC = [7:0]
6
 PORT ha1588_axi_0_rtc_time_ptp_ns_pin = ha1588_axi_0_rtc_time_ptp_ns, DIR = O, VEC = [31:0]
7
 PORT ha1588_axi_0_tx_giga_mode_pin = ha1588_axi_0_tx_giga_mode, DIR = I
8
 PORT ha1588_axi_0_rx_giga_mode_pin = ha1588_axi_0_rx_giga_mode, DIR = I
9
 PORT ha1588_axi_0_rtc_time_one_pps_pin = ha1588_axi_0_rtc_time_one_pps, DIR = O
10
 PORT ha1588_axi_0_tx_gmii_clk_pin = ha1588_axi_0_tx_gmii_clk, DIR = I
11
 PORT ha1588_axi_0_rtc_time_ptp_sec_pin = ha1588_axi_0_rtc_time_ptp_sec, DIR = O, VEC = [47:0]
12
 PORT ha1588_axi_0_rx_gmii_clk_pin = ha1588_axi_0_rx_gmii_clk, DIR = I
13
 PORT ha1588_axi_0_tx_gmii_ctrl_pin = ha1588_axi_0_tx_gmii_ctrl, DIR = I
14
 PORT ha1588_axi_0_rx_gmii_ctrl_pin = ha1588_axi_0_rx_gmii_ctrl, DIR = I
15
 PORT ha1588_axi_0_tx_gmii_data_pin = ha1588_axi_0_tx_gmii_data, DIR = I, VEC = [7:0]
16
 PORT INTR_OUT = ha1588_axi_0_INTR_OUT, DIR = O, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH
17
 PORT INTR_IN = axi_lite_master_bfm_0_INTR_IN, DIR = I
18
 PORT CLK = net_axi_lite_master_bfm_0_M_AXI_ACLK_pin, DIR = I, SIGIS = CLK
19
 PORT RST_N = net_axi_interconnect_0_INTERCONNECT_ARESETN_pin, DIR = I, SIGIS = RST
20
 
21
 
22
BEGIN ha1588_axi
23
 PARAMETER INSTANCE = ha1588_axi_0
24
 PARAMETER HW_VER = 1.00.a
25
 PARAMETER C_S_AXI_REG_RNG00_BASEADDR = 0x00000000
26
 PARAMETER C_S_AXI_REG_RNG00_HIGHADDR = 0x00000FFF
27
 BUS_INTERFACE S_AXI_REG = axi_interconnect_0
28
 PORT S_AXI_REG_ACLK = net_axi_lite_master_bfm_0_M_AXI_ACLK_pin
29
 PORT rx_gmii_data = ha1588_axi_0_rx_gmii_data
30
 PORT rtc_time_ptp_ns = ha1588_axi_0_rtc_time_ptp_ns
31
 PORT tx_giga_mode = ha1588_axi_0_tx_giga_mode
32
 PORT rx_giga_mode = ha1588_axi_0_rx_giga_mode
33
 PORT rtc_time_one_pps = ha1588_axi_0_rtc_time_one_pps
34
 PORT tx_gmii_clk = ha1588_axi_0_tx_gmii_clk
35
 PORT rtc_time_ptp_sec = ha1588_axi_0_rtc_time_ptp_sec
36
 PORT rx_gmii_clk = ha1588_axi_0_rx_gmii_clk
37
 PORT tx_gmii_ctrl = ha1588_axi_0_tx_gmii_ctrl
38
 PORT rx_gmii_ctrl = ha1588_axi_0_rx_gmii_ctrl
39
 PORT tx_gmii_data = ha1588_axi_0_tx_gmii_data
40
 PORT rtc_clk = net_axi_lite_master_bfm_0_M_AXI_ACLK_pin
41
 PORT INTR_OUT = ha1588_axi_0_INTR_OUT
42
END
43
 
44
BEGIN axi_interconnect
45
 PARAMETER INSTANCE = axi_interconnect_0
46
 PARAMETER HW_VER = 1.06.a
47
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
48
 PORT INTERCONNECT_ACLK = net_axi_lite_master_bfm_0_M_AXI_ACLK_pin
49
 PORT INTERCONNECT_ARESETN = net_axi_interconnect_0_INTERCONNECT_ARESETN_pin
50
END
51
 
52
BEGIN axi_lite_master_bfm
53
 PARAMETER INSTANCE = axi_lite_master_bfm_0
54
 PARAMETER HW_VER = 1.00.a
55
 BUS_INTERFACE M_AXI = axi_interconnect_0
56
 PORT M_AXI_ACLK = net_axi_lite_master_bfm_0_M_AXI_ACLK_pin
57
 PORT INTR_IN = axi_lite_master_bfm_0_INTR_IN
58
END
59
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.