| 1 |
2 |
jodb |
# Filename: tb_example_driver.do
|
| 2 |
|
|
# Filetype: Modelsim Script File
|
| 3 |
|
|
# Date: 26 oct 2012
|
| 4 |
|
|
# Update: -
|
| 5 |
|
|
# Description: Script File For Automatic Simulation
|
| 6 |
|
|
# Author: J. op den Brouw
|
| 7 |
|
|
# State: Demo
|
| 8 |
|
|
# Error: -
|
| 9 |
|
|
# Version: 1.1aplha
|
| 10 |
|
|
# Copyright: (c)2012, De Haagse Hogeschool
|
| 11 |
|
|
|
| 12 |
|
|
# This ModelSim command file houses all commands for tracing
|
| 13 |
|
|
# the client side module driver alias the test hardware.
|
| 14 |
|
|
|
| 15 |
|
|
# Set transcript on
|
| 16 |
|
|
transcript on
|
| 17 |
|
|
|
| 18 |
|
|
# Recreate the work directory and map to work
|
| 19 |
|
|
if {[file exists rtl_work]} {
|
| 20 |
|
|
vdel -lib rtl_work -all
|
| 21 |
|
|
}
|
| 22 |
|
|
vlib rtl_work
|
| 23 |
|
|
vmap work rtl_work
|
| 24 |
|
|
|
| 25 |
|
|
# Find out if we're started through Quartus or by hand
|
| 26 |
|
|
# (or by using an exec in the Tcl window in Quartus).
|
| 27 |
|
|
# Quartus has the annoying property that it will start
|
| 28 |
|
|
# Modelsim from a directory called "simulation/modelsim".
|
| 29 |
|
|
# The design and the testbench are located in the project
|
| 30 |
|
|
# root, so we've to compensate for that.
|
| 31 |
|
|
if [ string match "*simulation/modelsim" [pwd] ] {
|
| 32 |
|
|
set prefix "../../"
|
| 33 |
|
|
puts "Running Modelsim from Quartus..."
|
| 34 |
|
|
} else {
|
| 35 |
|
|
set prefix ""
|
| 36 |
|
|
puts "Running Modelsim..."
|
| 37 |
|
|
}
|
| 38 |
|
|
|
| 39 |
|
|
# Compile the LCD VHDL description and testbench,
|
| 40 |
|
|
# please note that the design and its testbench are located
|
| 41 |
|
|
# in the project root, but the simulator start in directory
|
| 42 |
|
|
# /simulation/modelsim, so we have to compensate
|
| 43 |
|
|
# for that.
|
| 44 |
|
|
vcom -2008 -work work ${prefix}lcd_driver_hd44780_module.vhd
|
| 45 |
|
|
vcom -2008 -work work ${prefix}example_driver.vhd
|
| 46 |
|
|
vcom -2008 -work work ${prefix}tb_example_driver.vhd
|
| 47 |
|
|
|
| 48 |
|
|
# Start the simulator with 1 ns time resolution
|
| 49 |
|
|
vsim -t 1ns -L rtl_work -L work -voptargs="+acc" tb_example_driver
|
| 50 |
|
|
|
| 51 |
|
|
# Log all signals in the design, good if the number
|
| 52 |
|
|
# of signals is small.
|
| 53 |
|
|
add log -r *
|
| 54 |
|
|
|
| 55 |
|
|
# Add all toplevel signals
|
| 56 |
|
|
# Add a number of signals of the simulated design
|
| 57 |
|
|
add wave -divider "SYSTEM"
|
| 58 |
|
|
add wave CLOCK_50
|
| 59 |
|
|
add wave -divider "Inputs"
|
| 60 |
|
|
add wave BUTTON
|
| 61 |
|
|
add wave -divider "Internals"
|
| 62 |
|
|
add wave de0/areset
|
| 63 |
|
|
add wave de0/clk
|
| 64 |
|
|
add wave de0/state
|
| 65 |
|
|
add wave de0/busy
|
| 66 |
|
|
add wave de0/wr
|
| 67 |
|
|
add wave de0/goto10
|
| 68 |
|
|
add wave de0/goto20
|
| 69 |
|
|
add wave de0/goto30
|
| 70 |
|
|
add wave de0/home
|
| 71 |
|
|
add wave de0/cls
|
| 72 |
|
|
add wave de0/line_counter
|
| 73 |
|
|
add wave de0/character_counter
|
| 74 |
|
|
add wave -divider "Outputs"
|
| 75 |
|
|
add wave LCD_EN
|
| 76 |
|
|
add wave LCD_RW
|
| 77 |
|
|
add wave LCD_RS
|
| 78 |
|
|
add wave LCD_DATA
|
| 79 |
|
|
add wave LEDG(0)
|
| 80 |
|
|
|
| 81 |
|
|
# Open Structure, Signals (waveform) and List window
|
| 82 |
|
|
view structure
|
| 83 |
|
|
#view list
|
| 84 |
|
|
view signals
|
| 85 |
|
|
view wave
|
| 86 |
|
|
|
| 87 |
|
|
# Run simulation for ...
|
| 88 |
|
|
# Note 60 ms is sufficient if using Busy Flag reading, 270 ms
|
| 89 |
|
|
# for non-BF reading
|
| 90 |
|
|
run 270 ms
|
| 91 |
|
|
|
| 92 |
|
|
# Fill up the waveform in the window
|
| 93 |
|
|
wave zoom full
|
