| 1 |
9 |
khatib |
-----------------------------------------------------------------------
|
| 2 |
|
|
-- File: PCK_CRC16_D8.vhd
|
| 3 |
|
|
-- Date: Wed Feb 7 08:06:05 2001
|
| 4 |
|
|
--
|
| 5 |
|
|
-- Copyright (C) 1999 Easics NV.
|
| 6 |
|
|
-- This source file may be used and distributed without restriction
|
| 7 |
|
|
-- provided that this copyright statement is not removed from the file
|
| 8 |
|
|
-- and that any derivative work contains the original copyright notice
|
| 9 |
|
|
-- and the associated disclaimer.
|
| 10 |
|
|
--
|
| 11 |
|
|
-- THIS SOURCE FILE IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS
|
| 12 |
|
|
-- OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED
|
| 13 |
|
|
-- WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
|
| 14 |
|
|
--
|
| 15 |
|
|
-- Purpose: VHDL package containing a synthesizable CRC function
|
| 16 |
|
|
-- * polynomial: (0 5 12 16)
|
| 17 |
|
|
-- * data width: 8
|
| 18 |
|
|
--
|
| 19 |
|
|
-- Info: jand@easics.be (Jan Decaluwe)
|
| 20 |
|
|
-- http://www.easics.com
|
| 21 |
|
|
-----------------------------------------------------------------------
|
| 22 |
|
|
|
| 23 |
|
|
|
| 24 |
|
|
library IEEE;
|
| 25 |
|
|
use IEEE.std_logic_1164.all;
|
| 26 |
|
|
|
| 27 |
|
|
package PCK_CRC16_D8 is
|
| 28 |
|
|
|
| 29 |
|
|
-- polynomial: (0 5 12 16)
|
| 30 |
|
|
-- data width: 8
|
| 31 |
|
|
-- convention: the first serial data bit is D(7)
|
| 32 |
|
|
function nextCRC16_D8
|
| 33 |
|
|
( Data: std_logic_vector(7 downto 0);
|
| 34 |
|
|
CRC: std_logic_vector(15 downto 0) )
|
| 35 |
|
|
return std_logic_vector;
|
| 36 |
|
|
|
| 37 |
|
|
end PCK_CRC16_D8;
|
| 38 |
|
|
|
| 39 |
|
|
library IEEE;
|
| 40 |
|
|
use IEEE.std_logic_1164.all;
|
| 41 |
|
|
|
| 42 |
|
|
package body PCK_CRC16_D8 is
|
| 43 |
|
|
|
| 44 |
|
|
-- polynomial: (0 5 12 16)
|
| 45 |
|
|
-- data width: 8
|
| 46 |
|
|
-- convention: the first serial data bit is D(7)
|
| 47 |
|
|
function nextCRC16_D8
|
| 48 |
|
|
( Data: std_logic_vector(7 downto 0);
|
| 49 |
|
|
CRC: std_logic_vector(15 downto 0) )
|
| 50 |
|
|
return std_logic_vector is
|
| 51 |
|
|
|
| 52 |
|
|
variable D: std_logic_vector(7 downto 0);
|
| 53 |
|
|
variable C: std_logic_vector(15 downto 0);
|
| 54 |
|
|
variable NewCRC: std_logic_vector(15 downto 0);
|
| 55 |
|
|
|
| 56 |
|
|
begin
|
| 57 |
|
|
|
| 58 |
|
|
D := Data;
|
| 59 |
|
|
C := CRC;
|
| 60 |
|
|
|
| 61 |
|
|
NewCRC(0) := D(4) xor D(0) xor C(8) xor C(12);
|
| 62 |
|
|
NewCRC(1) := D(5) xor D(1) xor C(9) xor C(13);
|
| 63 |
|
|
NewCRC(2) := D(6) xor D(2) xor C(10) xor C(14);
|
| 64 |
|
|
NewCRC(3) := D(7) xor D(3) xor C(11) xor C(15);
|
| 65 |
|
|
NewCRC(4) := D(4) xor C(12);
|
| 66 |
|
|
NewCRC(5) := D(5) xor D(4) xor D(0) xor C(8) xor C(12) xor C(13);
|
| 67 |
|
|
NewCRC(6) := D(6) xor D(5) xor D(1) xor C(9) xor C(13) xor C(14);
|
| 68 |
|
|
NewCRC(7) := D(7) xor D(6) xor D(2) xor C(10) xor C(14) xor C(15);
|
| 69 |
|
|
NewCRC(8) := D(7) xor D(3) xor C(0) xor C(11) xor C(15);
|
| 70 |
|
|
NewCRC(9) := D(4) xor C(1) xor C(12);
|
| 71 |
|
|
NewCRC(10) := D(5) xor C(2) xor C(13);
|
| 72 |
|
|
NewCRC(11) := D(6) xor C(3) xor C(14);
|
| 73 |
|
|
NewCRC(12) := D(7) xor D(4) xor D(0) xor C(4) xor C(8) xor C(12) xor
|
| 74 |
|
|
C(15);
|
| 75 |
|
|
NewCRC(13) := D(5) xor D(1) xor C(5) xor C(9) xor C(13);
|
| 76 |
|
|
NewCRC(14) := D(6) xor D(2) xor C(6) xor C(10) xor C(14);
|
| 77 |
|
|
NewCRC(15) := D(7) xor D(3) xor C(7) xor C(11) xor C(15);
|
| 78 |
|
|
|
| 79 |
|
|
return NewCRC;
|
| 80 |
|
|
|
| 81 |
|
|
end nextCRC16_D8;
|
| 82 |
|
|
|
| 83 |
|
|
end PCK_CRC16_D8;
|
| 84 |
|
|
|
