OpenCores
URL https://opencores.org/ocsvn/hf-risc/hf-risc/trunk

Subversion Repositories hf-risc

[/] [hf-risc/] [trunk/] [hf-riscv/] [platform/] [spartan3_starterkit/] [spartan3_SRAM.ucf] - Blame information for rev 14

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 13 serginhofr
NET "clk_in" LOC = "T9";
2
NET "clk_in" TNM_NET = "clk_in";
3
#TIMESPEC TS_clk_in = PERIOD "clk_in" 20 ns;
4
NET "int_in" LOC = "L13";
5
NET "reset_in" LOC = "M13";
6
NET "reset_in" CLOCK_DEDICATED_ROUTE = FALSE;
7
 
8
NET "uart_write" LOC = "R13";   #RX
9
NET "uart_read" LOC = "T13";    #TX
10
 
11
NET "ram_address<2>" LOC = "L5";
12
NET "ram_address<3>" LOC = "N3";
13
NET "ram_address<4>" LOC = "M4";
14
NET "ram_address<5>" LOC = "M3";
15
NET "ram_address<6>" LOC = "L4";
16
NET "ram_address<7>" LOC = "G4";
17
NET "ram_address<8>" LOC = "F3";
18
NET "ram_address<9>" LOC = "F4";
19
NET "ram_address<10>" LOC = "E3";
20
NET "ram_address<11>" LOC = "E4";
21
NET "ram_address<12>" LOC = "G5";
22
NET "ram_address<13>" LOC = "H3";
23
NET "ram_address<14>" LOC = "H4";
24
NET "ram_address<15>" LOC = "J4";
25
NET "ram_address<16>" LOC = "J3";
26
NET "ram_address<17>" LOC = "K3";
27
NET "ram_address<18>" LOC = "K5";
28
NET "ram_address<19>" LOC = "L3";
29
NET "ram_ce1_n" LOC = "P7";
30
NET "ram_ce2_n" LOC = "N5";
31
NET "ram_data<0>" LOC = "P2";
32
NET "ram_data<1>" LOC = "N2";
33
NET "ram_data<2>" LOC = "M2";
34
NET "ram_data<3>" LOC = "K1";
35
NET "ram_data<4>" LOC = "J1";
36
NET "ram_data<5>" LOC = "G2";
37
NET "ram_data<6>" LOC = "E1";
38
NET "ram_data<7>" LOC = "D1";
39
NET "ram_data<8>" LOC = "D2";
40
NET "ram_data<9>" LOC = "E2";
41
NET "ram_data<10>" LOC = "G1";
42
NET "ram_data<11>" LOC = "F5";
43
NET "ram_data<12>" LOC = "C3";
44
NET "ram_data<13>" LOC = "K2";
45
NET "ram_data<14>" LOC = "M1";
46
NET "ram_data<15>" LOC = "N1";
47
NET "ram_data<16>" LOC = "N7";
48
NET "ram_data<17>" LOC = "T8";
49
NET "ram_data<18>" LOC = "R6";
50
NET "ram_data<19>" LOC = "T5";
51
NET "ram_data<20>" LOC = "R5";
52
NET "ram_data<21>" LOC = "C2";
53
NET "ram_data<22>" LOC = "C1";
54
NET "ram_data<23>" LOC = "B1";
55
NET "ram_data<24>" LOC = "D3";
56
NET "ram_data<25>" LOC = "P8";
57
NET "ram_data<26>" LOC = "F2";
58
NET "ram_data<27>" LOC = "H1";
59
NET "ram_data<28>" LOC = "J2";
60
NET "ram_data<29>" LOC = "L2";
61
NET "ram_data<30>" LOC = "P1";
62
NET "ram_data<31>" LOC = "R1";
63
NET "ram_lb1_n" LOC = "P6";
64
NET "ram_lb2_n" LOC = "P5";
65
NET "ram_oe_n" LOC = "K4";
66
NET "ram_ub1_n" LOC = "T4";
67
NET "ram_ub2_n" LOC = "R4";
68
NET "ram_we_n" LOC = "G3";
69
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.