OpenCores
URL https://opencores.org/ocsvn/hf-risc/hf-risc/trunk

Subversion Repositories hf-risc

[/] [hf-risc/] [trunk/] [tools/] [riscv-gnu-toolchain-master/] [gcc/] [gcc/] [config/] [riscv/] [riscv-modes.def] - Blame information for rev 13

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 13 serginhofr
/* Extra machine modes for RISC-V target.
2
   Copyright (C) 2011-2014 Free Software Foundation, Inc.
3
   Contributed by Andrew Waterman (waterman@cs.berkeley.edu) at UC Berkeley.
4
   Based on MIPS target for GNU compiler.
5
 
6
This file is part of GCC.
7
 
8
GCC is free software; you can redistribute it and/or modify
9
it under the terms of the GNU General Public License as published by
10
the Free Software Foundation; either version 3, or (at your option)
11
any later version.
12
 
13
GCC is distributed in the hope that it will be useful,
14
but WITHOUT ANY WARRANTY; without even the implied warranty of
15
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16
GNU General Public License for more details.
17
 
18
You should have received a copy of the GNU General Public License
19
along with GCC; see the file COPYING3.  If not see
20
.  */
21
 
22
FLOAT_MODE (TF, 16, ieee_quad_format);
23
 
24
/* Vector modes.  */
25
VECTOR_MODES (INT, 4);        /*       V8QI V4HI V2SI */
26
VECTOR_MODES (FLOAT, 4);      /*            V4HF V2SF */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.