OpenCores
URL https://opencores.org/ocsvn/hf-risc/hf-risc/trunk

Subversion Repositories hf-risc

[/] [hf-risc/] [trunk/] [tools/] [riscv-gnu-toolchain-master/] [linux-headers/] [include/] [asm-generic/] [termios.h] - Blame information for rev 13

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 13 serginhofr
#ifndef _ASM_GENERIC_TERMIOS_H
2
#define _ASM_GENERIC_TERMIOS_H
3
/*
4
 * Most architectures have straight copies of the x86 code, with
5
 * varying levels of bug fixes on top. Usually it's a good idea
6
 * to use this generic version instead, but be careful to avoid
7
 * ABI changes.
8
 * New architectures should not provide their own version.
9
 */
10
 
11
#include <asm/termbits.h>
12
#include <asm/ioctls.h>
13
 
14
struct winsize {
15
        unsigned short ws_row;
16
        unsigned short ws_col;
17
        unsigned short ws_xpixel;
18
        unsigned short ws_ypixel;
19
};
20
 
21
#define NCC 8
22
struct termio {
23
        unsigned short c_iflag;         /* input mode flags */
24
        unsigned short c_oflag;         /* output mode flags */
25
        unsigned short c_cflag;         /* control mode flags */
26
        unsigned short c_lflag;         /* local mode flags */
27
        unsigned char c_line;           /* line discipline */
28
        unsigned char c_cc[NCC];        /* control characters */
29
};
30
 
31
/* modem lines */
32
#define TIOCM_LE        0x001
33
#define TIOCM_DTR       0x002
34
#define TIOCM_RTS       0x004
35
#define TIOCM_ST        0x008
36
#define TIOCM_SR        0x010
37
#define TIOCM_CTS       0x020
38
#define TIOCM_CAR       0x040
39
#define TIOCM_RNG       0x080
40
#define TIOCM_DSR       0x100
41
#define TIOCM_CD        TIOCM_CAR
42
#define TIOCM_RI        TIOCM_RNG
43
#define TIOCM_OUT1      0x2000
44
#define TIOCM_OUT2      0x4000
45
#define TIOCM_LOOP      0x8000
46
 
47
/* ioctl (fd, TIOCSERGETLSR, &result) where result may be as below */
48
 
49
 
50
#endif /* _ASM_GENERIC_TERMIOS_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.