| 1 |
2 |
des00 |
//
|
| 2 |
|
|
// Project : High-Speed SDRAM Controller with adaptive bank management and command pipeline
|
| 3 |
|
|
//
|
| 4 |
|
|
// Project Nick : HSSDRC
|
| 5 |
|
|
//
|
| 6 |
|
|
// Version : 1.0-beta
|
| 7 |
|
|
//
|
| 8 |
|
|
// Revision : $Revision: 1.1 $
|
| 9 |
|
|
//
|
| 10 |
|
|
// Date : $Date: 2008-03-06 13:54:00 $
|
| 11 |
|
|
//
|
| 12 |
|
|
// Workfile : hssrdc_driver_cbs_class.sv
|
| 13 |
|
|
//
|
| 14 |
|
|
// Description : base class for callbacks for API driver
|
| 15 |
|
|
//
|
| 16 |
|
|
// HSSDRC is licensed under MIT License
|
| 17 |
|
|
//
|
| 18 |
|
|
// Copyright (c) 2007-2008, Denis V.Shekhalev (des00@opencores.org)
|
| 19 |
|
|
//
|
| 20 |
|
|
// Permission is hereby granted, free of charge, to any person obtaining a copy of
|
| 21 |
|
|
// this software and associated documentation files (the "Software"), to deal in
|
| 22 |
|
|
// the Software without restriction, including without limitation the rights to
|
| 23 |
|
|
// use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
|
| 24 |
|
|
// the Software, and to permit persons to whom the Software is furnished to do so,
|
| 25 |
|
|
// subject to the following conditions:
|
| 26 |
|
|
//
|
| 27 |
|
|
// The above copyright notice and this permission notice shall be included in all
|
| 28 |
|
|
// copies or substantial portions of the Software.
|
| 29 |
|
|
//
|
| 30 |
|
|
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
| 31 |
|
|
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
|
| 32 |
|
|
// FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
|
| 33 |
|
|
// COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
|
| 34 |
|
|
// IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
| 35 |
|
|
// CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
| 36 |
|
|
//
|
| 37 |
|
|
|
| 38 |
|
|
|
| 39 |
|
|
|
| 40 |
|
|
`include "sdram_transaction_class.sv"
|
| 41 |
|
|
|
| 42 |
|
|
`ifndef __HSSDRC_DRIVER_CBS_CLASS__
|
| 43 |
|
|
|
| 44 |
|
|
`define __HSSDRC_DRIVER_CBS_CLASS__
|
| 45 |
|
|
|
| 46 |
|
|
class hssrdc_driver_cbs_class;
|
| 47 |
|
|
|
| 48 |
|
|
//
|
| 49 |
|
|
// callback for command part of hssdrc_driver_class
|
| 50 |
|
|
//
|
| 51 |
|
|
|
| 52 |
|
|
virtual task post_Command(input realtime t);
|
| 53 |
|
|
endtask
|
| 54 |
|
|
|
| 55 |
|
|
//
|
| 56 |
|
|
// callback for write part of hssdrc_driver_class
|
| 57 |
|
|
//
|
| 58 |
|
|
|
| 59 |
|
|
virtual task post_WriteData (input realtime t, sdram_transaction_class tr);
|
| 60 |
|
|
endtask
|
| 61 |
|
|
|
| 62 |
|
|
//
|
| 63 |
|
|
// callback for read part of hssdrc_driver_class
|
| 64 |
|
|
//
|
| 65 |
|
|
|
| 66 |
|
|
virtual task post_ReadData (input realtime t, sdram_transaction_class tr);
|
| 67 |
|
|
endtask
|
| 68 |
|
|
|
| 69 |
|
|
endclass
|
| 70 |
|
|
|
| 71 |
|
|
`endif
|
