OpenCores
URL https://opencores.org/ocsvn/ht_tunnel/ht_tunnel/trunk

Subversion Repositories ht_tunnel

[/] [ht_tunnel/] [trunk/] [run.do] - Blame information for rev 19

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 acastong
##############################################################################
2
# Source:    run.do
3
# Author:    Ami Castonguay
4
# Date:      August 9, 2005
5
# Modified:  August 9, 2005
6
# File:      DO file for ModelSim HT top simulation
7
# Description: Command file to simulate the design in ModelSim.
8
#
9
#            Simulation can also easily e compiled into an executable with
10
#            any compiler, but this script can still be useful because most
11
#            of it can be reuse to test the design post-synthesis.
12
##############################################################################
13
 
14
onbreak {resume}
15
 
16
# create library
17
if [file exists work] {
18
    vdel -all
19
}
20
vlib work
21
 
22
# compile and link C source files
23
 
24
#top Linking module
25 12 acastong
sccom -g -D SYSTEMC_SIM -D MTI2_SYSTEMC bench/vc_ht_tunnel_l1_tb/main.cpp
26 2 acastong
 
27
#the testbench
28
sccom -g -D SYSTEMC_SIM bench/vc_ht_tunnel_l1_tb/InterfaceLayer.cpp
29
sccom -g -D SYSTEMC_SIM bench/vc_ht_tunnel_l1_tb/LogicalLayer.cpp
30
sccom -g -D SYSTEMC_SIM bench/vc_ht_tunnel_l1_tb/PhysicalLayer.cpp
31
sccom -g -D SYSTEMC_SIM bench/vc_ht_tunnel_l1_tb/vc_ht_tunnel_l1_tb.cpp
32
 
33
#the design
34
sccom -g -D SYSTEMC_SIM rtl/systemc/link_l2/link_frame_rx_l3.cpp
35
sccom -g -D SYSTEMC_SIM rtl/systemc/link_l2/link_frame_tx_l3.cpp
36
sccom -g -D SYSTEMC_SIM rtl/systemc/link_l2/link_l2.cpp
37
 
38
sccom -g -D SYSTEMC_SIM rtl/systemc/decoder_l2/cd_cmd_buffer_l3.cpp
39
sccom -g -D SYSTEMC_SIM rtl/systemc/decoder_l2/cd_cmdwdata_buffer_l3.cpp
40
sccom -g -D SYSTEMC_SIM rtl/systemc/decoder_l2/cd_counter_l3.cpp
41
sccom -g -D SYSTEMC_SIM rtl/systemc/decoder_l2/cd_history_rx_l3.cpp
42
sccom -g -D SYSTEMC_SIM rtl/systemc/decoder_l2/cd_mux_l3.cpp
43
sccom -g -D SYSTEMC_SIM rtl/systemc/decoder_l2/cd_nop_handler_l3.cpp
44
sccom -g -D SYSTEMC_SIM rtl/systemc/decoder_l2/cd_packet_crc_l3.cpp
45
sccom -g -D SYSTEMC_SIM rtl/systemc/decoder_l2/cd_state_machine_l3.cpp
46
sccom -g -D SYSTEMC_SIM rtl/systemc/decoder_l2/decoder_l2.cpp
47
 
48
sccom -g -D SYSTEMC_SIM rtl/systemc/databuffer_l2/databuffer_l2.cpp
49
 
50
sccom -g -D SYSTEMC_SIM rtl/systemc/reordering_l2/chain_marker_l4.cpp
51
sccom -g -D SYSTEMC_SIM rtl/systemc/reordering_l2/entrance_reordering_l3.cpp
52
sccom -g -D SYSTEMC_SIM rtl/systemc/reordering_l2/final_reordering_l3.cpp
53
sccom -g -D SYSTEMC_SIM rtl/systemc/reordering_l2/nophandler_l3.cpp
54
sccom -g -D SYSTEMC_SIM rtl/systemc/reordering_l2/nposted_vc_l3.cpp
55
sccom -g -D SYSTEMC_SIM rtl/systemc/reordering_l2/posted_vc_l3.cpp
56
sccom -g -D SYSTEMC_SIM rtl/systemc/reordering_l2/response_vc_l3.cpp
57
sccom -g -D SYSTEMC_SIM rtl/systemc/reordering_l2/reordering_l2.cpp
58
sccom -g -D SYSTEMC_SIM rtl/systemc/reordering_l2/fetch_packet_l3.cpp
59
sccom -g -D SYSTEMC_SIM rtl/systemc/reordering_l2/address_manager_l3.cpp
60
 
61
sccom -g -D SYSTEMC_SIM rtl/systemc/errorhandler_l2/errorhandler_l2.cpp
62
 
63
sccom -g -D SYSTEMC_SIM rtl/systemc/userinterface_l2/userinterface_l2.cpp
64
 
65
sccom -g -D SYSTEMC_SIM rtl/systemc/csr_l2/csr_l2.cpp
66
 
67
sccom -g -D SYSTEMC_SIM rtl/systemc/flow_control_l2/fairness_l3.cpp
68
sccom -g -D SYSTEMC_SIM rtl/systemc/flow_control_l2/fc_packet_crc_l3.cpp
69
sccom -g -D SYSTEMC_SIM rtl/systemc/flow_control_l2/flow_control_l3.cpp
70
sccom -g -D SYSTEMC_SIM rtl/systemc/flow_control_l2/history_buffer_l3.cpp
71
sccom -g -D SYSTEMC_SIM rtl/systemc/flow_control_l2/multiplexer_l3.cpp
72
sccom -g -D SYSTEMC_SIM rtl/systemc/flow_control_l2/nop_framer_l3.cpp
73
sccom -g -D SYSTEMC_SIM rtl/systemc/flow_control_l2/rx_farend_cnt_l3.cpp
74
sccom -g -D SYSTEMC_SIM rtl/systemc/flow_control_l2/user_fifo_l3.cpp
75
sccom -g -D SYSTEMC_SIM rtl/systemc/flow_control_l2/flow_control_l2.cpp
76
 
77
sccom -g -D SYSTEMC_SIM rtl/systemc/core_synth/synth_control_packet.cpp
78
sccom -g -D SYSTEMC_SIM rtl/systemc/core_synth/synth_datatypes.cpp
79
 
80 12 acastong
sccom -g -D SYSTEMC_SIM bench/core/ControlPacket.cpp
81
sccom -g -D SYSTEMC_SIM bench/core/ht_datatypes.cpp
82
sccom -g -D SYSTEMC_SIM bench/core/PacketContainer.cpp
83
sccom -g -D SYSTEMC_SIM bench/core/RequestPacket.cpp
84
sccom -g -D SYSTEMC_SIM bench/core/ResponsePacket.cpp
85 2 acastong
 
86 12 acastong
sccom -g -D SYSTEMC_SIM rtl/systemc/vc_ht_tunnel_l1/misc_logic_l2.cpp
87 2 acastong
sccom -g -D SYSTEMC_SIM rtl/systemc/vc_ht_tunnel_l1/vc_ht_tunnel_l1.cpp
88
 
89
#final link
90
sccom -link
91
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.