OpenCores
URL https://opencores.org/ocsvn/i2c_master_slave_core/i2c_master_slave_core/trunk

Subversion Repositories i2c_master_slave_core

[/] [i2c_master_slave_core/] [trunk/] [i2c_master_slave_core/] [i2c_master_slave_core/] [svtb/] [vmm_svtb/] [vmm_i2c_reg_pkt.sv] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 toomuch
//////////////////////////////////////////////////////////////////////////////////////////
2
//                                                                                                                                                                              //
3
//      Verification Engineer:  Atish Jaiswal                                                                                           //
4
//      Company Name             :      TooMuch Semiconductor Solutions Pvt Ltd.                                        //
5
//                                                                                                                                                                              //
6
//  Description of the Source File:                                                                                                             //
7
//      This source code defines Register Packet. This packet will be used while running        //
8
//      Register Read-Write Testcases and this packet will be sent to Scoreboard from W/B       //
9
//  Master Driver to Scoreboard and Coverage Module.                                                                    //
10
//                                                                                                                                                                              //
11
//                                                                                                                                                                              //
12
//////////////////////////////////////////////////////////////////////////////////////////
13
 
14
`include "vmm.sv"
15
 
16
class register_pkt extends vmm_data;
17
 
18
        vmm_log log;
19
        bit [7:0] reg_address;
20
        bit [7:0] data_byte;
21
        bit wr_rd;
22
        bit reset_bit;
23
 
24
        function new();
25
                super.new(this.log);
26
                this.log = new("Reg Data", "class");
27
        endfunction
28
 
29
        function vmm_data copy(vmm_data to = null);
30
                copy = new this;
31
        endfunction
32
 
33
 
34
        function void display();
35
                this.log.start_msg(vmm_log::NOTE_TYP);
36
                void'(this.log.text($psprintf("slave_address is %b", this.reg_address)));
37
                void'(this.log.text($psprintf("data_byte is %b", this.data_byte)));
38
                void'(this.log.text($psprintf("write_read is %b", this.wr_rd)));
39
                void'(this.log.text($psprintf("reset_bit is %b", this.reset_bit)));
40
                this.log.end_msg();
41
        endfunction
42
 
43
endclass
44
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.