OpenCores
URL https://opencores.org/ocsvn/i650/i650/trunk

Subversion Repositories i650

[/] [i650/] [trunk/] [rtl/] [store_select.v] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 21 eightycc
`timescale 1ns / 1ps
2
//////////////////////////////////////////////////////////////////////////////////
3
// IBM 650 Reconstruction in Verilog (i650)
4
// 
5
// This file is part of the IBM 650 Reconstruction in Verilog (i650) project
6
// http:////www.opencores.org/project,i650
7
//
8
// Description: Storage output selection.
9
// 
10
// Additional Comments: See US 2959351, Fig. 73.
11
//
12
// Copyright (c) 2015 Robert Abeles
13
//
14
// This source file is free software; you can redistribute it
15
// and/or modify it under the terms of the GNU Lesser General
16
// Public License as published by the Free Software Foundation;
17
// either version 2.1 of the License, or (at your option) any
18
// later version.
19
//
20
// This source is distributed in the hope that it will be
21
// useful, but WITHOUT ANY WARRANTY; without even the implied
22
// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
23
// PURPOSE.  See the GNU Lesser General Public License for more
24
// details.
25
//
26
// You should have received a copy of the GNU Lesser General
27
// Public License along with this source; if not, download it
28
// from http://www.opencores.org/lgpl.shtml
29
//////////////////////////////////////////////////////////////////////////////////
30
`include "defines.v"
31
 
32
module store_select (
33
    input d0, d1_dx,
34
    input addr_no_800x, addr_8000, addr_8001, addr_8002_8003,
35
    input addr_hot_8000,
36
    input [0:6] acc_ontime, dist_ontime, gs_out, console_switches,
37
    input acc_plus, acc_minus,
38
 
39
    output [0:6] selected_out
40
    );
41
 
42
   wire[0:6] acc_sign = acc_plus? `biq_9 : acc_minus? `biq_8 : `biq_blank;
43
   wire[0:6] acc_select = d1_dx? acc_ontime : d0? acc_sign : `biq_blank;
44
   assign selected_out = addr_no_800x?                gs_out
45
                       : (addr_8000 | addr_hot_8000)? console_switches
46
                       : addr_8001?                   dist_ontime
47
                       : addr_8002_8003?              acc_select
48
                       :                              `biq_blank;
49
 
50
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.