1 |
6 |
marta |
-- VHDL data flow description generated from `dec1to2_bop`
|
2 |
|
|
-- date : Mon Aug 27 02:44:24 2001
|
3 |
|
|
|
4 |
|
|
|
5 |
|
|
-- Entity Declaration
|
6 |
|
|
|
7 |
|
|
ENTITY dec1to2_bop IS
|
8 |
|
|
PORT (
|
9 |
|
|
a : in bit_vector(31 DOWNTO 0) ; -- a
|
10 |
|
|
sel : in BIT; -- sel
|
11 |
|
|
clk : in BIT; -- clk
|
12 |
|
|
rst : in BIT; -- rst
|
13 |
|
|
o1 : out bit_vector(31 DOWNTO 0) ; -- o1
|
14 |
|
|
o2 : out bit_vector(31 DOWNTO 0) ; -- o2
|
15 |
|
|
vdd : in BIT; -- vdd
|
16 |
|
|
vss : in BIT -- vss
|
17 |
|
|
);
|
18 |
|
|
END dec1to2_bop;
|
19 |
|
|
|
20 |
|
|
|
21 |
|
|
-- Architecture Declaration
|
22 |
|
|
|
23 |
|
|
ARCHITECTURE behaviour_data_flow OF dec1to2_bop IS
|
24 |
|
|
SIGNAL reg1 : REG_VECTOR(31 DOWNTO 0) REGISTER; -- reg1
|
25 |
|
|
SIGNAL reg2 : REG_VECTOR(31 DOWNTO 0) REGISTER; -- reg2
|
26 |
|
|
SIGNAL aux20 : BIT; -- aux20
|
27 |
|
|
SIGNAL aux19 : BIT; -- aux19
|
28 |
|
|
|
29 |
|
|
BEGIN
|
30 |
|
|
ASSERT ((vdd and not (vss)) = '1')
|
31 |
|
|
REPORT "power supply is missing on dec1to2"
|
32 |
|
|
SEVERITY WARNING;
|
33 |
|
|
|
34 |
|
|
aux19 <= (not (sel) and not (rst));
|
35 |
|
|
aux20 <= (not (rst) and sel);
|
36 |
|
|
label0 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
37 |
|
|
BEGIN
|
38 |
|
|
reg2 (0) <= GUARDED ((not (sel) and reg2 (0)) or not ((not (rst) and (not (sel) or
|
39 |
|
|
a (0)))));
|
40 |
|
|
END BLOCK label0;
|
41 |
|
|
label1 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
42 |
|
|
BEGIN
|
43 |
|
|
reg2 (1) <= GUARDED ((reg2 (1) and aux19) or (not (a (1)) and aux20));
|
44 |
|
|
END BLOCK label1;
|
45 |
|
|
label2 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
46 |
|
|
BEGIN
|
47 |
|
|
reg2 (2) <= GUARDED ((reg2 (2) and aux19) or (not (a (2)) and aux20));
|
48 |
|
|
END BLOCK label2;
|
49 |
|
|
label3 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
50 |
|
|
BEGIN
|
51 |
|
|
reg2 (3) <= GUARDED ((reg2 (3) and aux19) or (not (a (3)) and aux20));
|
52 |
|
|
END BLOCK label3;
|
53 |
|
|
label4 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
54 |
|
|
BEGIN
|
55 |
|
|
reg2 (4) <= GUARDED ((not (sel) and reg2 (4)) or not ((not (rst) and (not (sel) or
|
56 |
|
|
a (4)))));
|
57 |
|
|
END BLOCK label4;
|
58 |
|
|
label5 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
59 |
|
|
BEGIN
|
60 |
|
|
reg2 (5) <= GUARDED ((reg2 (5) and aux19) or (not (a (5)) and aux20));
|
61 |
|
|
END BLOCK label5;
|
62 |
|
|
label6 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
63 |
|
|
BEGIN
|
64 |
|
|
reg2 (6) <= GUARDED ((reg2 (6) and aux19) or (not (a (6)) and aux20));
|
65 |
|
|
END BLOCK label6;
|
66 |
|
|
label7 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
67 |
|
|
BEGIN
|
68 |
|
|
reg2 (7) <= GUARDED ((reg2 (7) and aux19) or (not (a (7)) and aux20));
|
69 |
|
|
END BLOCK label7;
|
70 |
|
|
label8 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
71 |
|
|
BEGIN
|
72 |
|
|
reg2 (8) <= GUARDED ((not (sel) and reg2 (8)) or not ((not (rst) and (not (sel) or
|
73 |
|
|
a (8)))));
|
74 |
|
|
END BLOCK label8;
|
75 |
|
|
label9 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
76 |
|
|
BEGIN
|
77 |
|
|
reg2 (9) <= GUARDED ((reg2 (9) and aux19) or (not (a (9)) and aux20));
|
78 |
|
|
END BLOCK label9;
|
79 |
|
|
label10 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
80 |
|
|
BEGIN
|
81 |
|
|
reg2 (10) <= GUARDED ((reg2 (10) and aux19) or (not (a (10)) and aux20));
|
82 |
|
|
END BLOCK label10;
|
83 |
|
|
label11 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
84 |
|
|
BEGIN
|
85 |
|
|
reg2 (11) <= GUARDED ((reg2 (11) and aux19) or (not (a (11)) and aux20));
|
86 |
|
|
END BLOCK label11;
|
87 |
|
|
label12 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
88 |
|
|
BEGIN
|
89 |
|
|
reg2 (12) <= GUARDED ((not (sel) and reg2 (12)) or not ((not (rst) and (not (sel)
|
90 |
|
|
or a (12)))));
|
91 |
|
|
END BLOCK label12;
|
92 |
|
|
label13 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
93 |
|
|
BEGIN
|
94 |
|
|
reg2 (13) <= GUARDED ((reg2 (13) and aux19) or (not (a (13)) and aux20));
|
95 |
|
|
END BLOCK label13;
|
96 |
|
|
label14 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
97 |
|
|
BEGIN
|
98 |
|
|
reg2 (14) <= GUARDED ((reg2 (14) and aux19) or (not (a (14)) and aux20));
|
99 |
|
|
END BLOCK label14;
|
100 |
|
|
label15 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
101 |
|
|
BEGIN
|
102 |
|
|
reg2 (15) <= GUARDED ((reg2 (15) and aux19) or (not (a (15)) and aux20));
|
103 |
|
|
END BLOCK label15;
|
104 |
|
|
label16 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
105 |
|
|
BEGIN
|
106 |
|
|
reg2 (16) <= GUARDED ((not (sel) and reg2 (16)) or not ((not (rst) and (not (sel)
|
107 |
|
|
or a (16)))));
|
108 |
|
|
END BLOCK label16;
|
109 |
|
|
label17 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
110 |
|
|
BEGIN
|
111 |
|
|
reg2 (17) <= GUARDED ((reg2 (17) and aux19) or (not (a (17)) and aux20));
|
112 |
|
|
END BLOCK label17;
|
113 |
|
|
label18 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
114 |
|
|
BEGIN
|
115 |
|
|
reg2 (18) <= GUARDED ((reg2 (18) and aux19) or (not (a (18)) and aux20));
|
116 |
|
|
END BLOCK label18;
|
117 |
|
|
label19 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
118 |
|
|
BEGIN
|
119 |
|
|
reg2 (19) <= GUARDED ((reg2 (19) and aux19) or (not (a (19)) and aux20));
|
120 |
|
|
END BLOCK label19;
|
121 |
|
|
label20 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
122 |
|
|
BEGIN
|
123 |
|
|
reg2 (20) <= GUARDED ((not (sel) and reg2 (20)) or not ((not (rst) and (not (sel)
|
124 |
|
|
or a (20)))));
|
125 |
|
|
END BLOCK label20;
|
126 |
|
|
label21 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
127 |
|
|
BEGIN
|
128 |
|
|
reg2 (21) <= GUARDED ((reg2 (21) and aux19) or (not (a (21)) and aux20));
|
129 |
|
|
END BLOCK label21;
|
130 |
|
|
label22 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
131 |
|
|
BEGIN
|
132 |
|
|
reg2 (22) <= GUARDED ((reg2 (22) and aux19) or (not (a (22)) and aux20));
|
133 |
|
|
END BLOCK label22;
|
134 |
|
|
label23 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
135 |
|
|
BEGIN
|
136 |
|
|
reg2 (23) <= GUARDED ((reg2 (23) and aux19) or (not (a (23)) and aux20));
|
137 |
|
|
END BLOCK label23;
|
138 |
|
|
label24 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
139 |
|
|
BEGIN
|
140 |
|
|
reg2 (24) <= GUARDED ((not (sel) and reg2 (24)) or not ((not (rst) and (not (sel)
|
141 |
|
|
or a (24)))));
|
142 |
|
|
END BLOCK label24;
|
143 |
|
|
label25 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
144 |
|
|
BEGIN
|
145 |
|
|
reg2 (25) <= GUARDED ((reg2 (25) and aux19) or (not (a (25)) and aux20));
|
146 |
|
|
END BLOCK label25;
|
147 |
|
|
label26 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
148 |
|
|
BEGIN
|
149 |
|
|
reg2 (26) <= GUARDED ((reg2 (26) and aux19) or (not (a (26)) and aux20));
|
150 |
|
|
END BLOCK label26;
|
151 |
|
|
label27 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
152 |
|
|
BEGIN
|
153 |
|
|
reg2 (27) <= GUARDED ((reg2 (27) and aux19) or (not (a (27)) and aux20));
|
154 |
|
|
END BLOCK label27;
|
155 |
|
|
label28 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
156 |
|
|
BEGIN
|
157 |
|
|
reg2 (28) <= GUARDED ((not (sel) and reg2 (28)) or not ((not (rst) and (not (sel)
|
158 |
|
|
or a (28)))));
|
159 |
|
|
END BLOCK label28;
|
160 |
|
|
label29 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
161 |
|
|
BEGIN
|
162 |
|
|
reg2 (29) <= GUARDED ((reg2 (29) and aux19) or (not (a (29)) and aux20));
|
163 |
|
|
END BLOCK label29;
|
164 |
|
|
label30 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
165 |
|
|
BEGIN
|
166 |
|
|
reg2 (30) <= GUARDED ((reg2 (30) and aux19) or (not (a (30)) and aux20));
|
167 |
|
|
END BLOCK label30;
|
168 |
|
|
label31 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
169 |
|
|
BEGIN
|
170 |
|
|
reg2 (31) <= GUARDED ((reg2 (31) and aux19) or (not (a (31)) and aux20));
|
171 |
|
|
END BLOCK label31;
|
172 |
|
|
label32 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
173 |
|
|
BEGIN
|
174 |
|
|
reg1 (0) <= GUARDED ((sel and reg1 (0)) or not ((not (rst) and (a (0) or sel))));
|
175 |
|
|
END BLOCK label32;
|
176 |
|
|
label33 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
177 |
|
|
BEGIN
|
178 |
|
|
reg1 (1) <= GUARDED ((reg1 (1) and aux20) or (not (a (1)) and aux19));
|
179 |
|
|
END BLOCK label33;
|
180 |
|
|
label34 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
181 |
|
|
BEGIN
|
182 |
|
|
reg1 (2) <= GUARDED ((reg1 (2) and aux20) or (not (a (2)) and aux19));
|
183 |
|
|
END BLOCK label34;
|
184 |
|
|
label35 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
185 |
|
|
BEGIN
|
186 |
|
|
reg1 (3) <= GUARDED ((reg1 (3) and aux20) or (not (a (3)) and aux19));
|
187 |
|
|
END BLOCK label35;
|
188 |
|
|
label36 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
189 |
|
|
BEGIN
|
190 |
|
|
reg1 (4) <= GUARDED ((sel and reg1 (4)) or not ((not (rst) and (a (4) or sel))));
|
191 |
|
|
END BLOCK label36;
|
192 |
|
|
label37 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
193 |
|
|
BEGIN
|
194 |
|
|
reg1 (5) <= GUARDED ((reg1 (5) and aux20) or (not (a (5)) and aux19));
|
195 |
|
|
END BLOCK label37;
|
196 |
|
|
label38 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
197 |
|
|
BEGIN
|
198 |
|
|
reg1 (6) <= GUARDED ((reg1 (6) and aux20) or (not (a (6)) and aux19));
|
199 |
|
|
END BLOCK label38;
|
200 |
|
|
label39 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
201 |
|
|
BEGIN
|
202 |
|
|
reg1 (7) <= GUARDED ((reg1 (7) and aux20) or (not (a (7)) and aux19));
|
203 |
|
|
END BLOCK label39;
|
204 |
|
|
label40 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
205 |
|
|
BEGIN
|
206 |
|
|
reg1 (8) <= GUARDED ((sel and reg1 (8)) or not ((not (rst) and (a (8) or sel))));
|
207 |
|
|
END BLOCK label40;
|
208 |
|
|
label41 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
209 |
|
|
BEGIN
|
210 |
|
|
reg1 (9) <= GUARDED ((reg1 (9) and aux20) or (not (a (9)) and aux19));
|
211 |
|
|
END BLOCK label41;
|
212 |
|
|
label42 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
213 |
|
|
BEGIN
|
214 |
|
|
reg1 (10) <= GUARDED ((reg1 (10) and aux20) or (not (a (10)) and aux19));
|
215 |
|
|
END BLOCK label42;
|
216 |
|
|
label43 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
217 |
|
|
BEGIN
|
218 |
|
|
reg1 (11) <= GUARDED ((reg1 (11) and aux20) or (not (a (11)) and aux19));
|
219 |
|
|
END BLOCK label43;
|
220 |
|
|
label44 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
221 |
|
|
BEGIN
|
222 |
|
|
reg1 (12) <= GUARDED ((sel and reg1 (12)) or not ((not (rst) and (a (12) or sel))));
|
223 |
|
|
END BLOCK label44;
|
224 |
|
|
label45 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
225 |
|
|
BEGIN
|
226 |
|
|
reg1 (13) <= GUARDED ((reg1 (13) and aux20) or (not (a (13)) and aux19));
|
227 |
|
|
END BLOCK label45;
|
228 |
|
|
label46 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
229 |
|
|
BEGIN
|
230 |
|
|
reg1 (14) <= GUARDED ((reg1 (14) and aux20) or (not (a (14)) and aux19));
|
231 |
|
|
END BLOCK label46;
|
232 |
|
|
label47 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
233 |
|
|
BEGIN
|
234 |
|
|
reg1 (15) <= GUARDED ((reg1 (15) and aux20) or (not (a (15)) and aux19));
|
235 |
|
|
END BLOCK label47;
|
236 |
|
|
label48 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
237 |
|
|
BEGIN
|
238 |
|
|
reg1 (16) <= GUARDED ((sel and reg1 (16)) or not ((not (rst) and (a (16) or sel))));
|
239 |
|
|
END BLOCK label48;
|
240 |
|
|
label49 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
241 |
|
|
BEGIN
|
242 |
|
|
reg1 (17) <= GUARDED ((reg1 (17) and aux20) or (not (a (17)) and aux19));
|
243 |
|
|
END BLOCK label49;
|
244 |
|
|
label50 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
245 |
|
|
BEGIN
|
246 |
|
|
reg1 (18) <= GUARDED ((reg1 (18) and aux20) or (not (a (18)) and aux19));
|
247 |
|
|
END BLOCK label50;
|
248 |
|
|
label51 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
249 |
|
|
BEGIN
|
250 |
|
|
reg1 (19) <= GUARDED ((reg1 (19) and aux20) or (not (a (19)) and aux19));
|
251 |
|
|
END BLOCK label51;
|
252 |
|
|
label52 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
253 |
|
|
BEGIN
|
254 |
|
|
reg1 (20) <= GUARDED ((sel and reg1 (20)) or not ((not (rst) and (a (20) or sel))));
|
255 |
|
|
END BLOCK label52;
|
256 |
|
|
label53 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
257 |
|
|
BEGIN
|
258 |
|
|
reg1 (21) <= GUARDED ((reg1 (21) and aux20) or (not (a (21)) and aux19));
|
259 |
|
|
END BLOCK label53;
|
260 |
|
|
label54 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
261 |
|
|
BEGIN
|
262 |
|
|
reg1 (22) <= GUARDED ((reg1 (22) and aux20) or (not (a (22)) and aux19));
|
263 |
|
|
END BLOCK label54;
|
264 |
|
|
label55 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
265 |
|
|
BEGIN
|
266 |
|
|
reg1 (23) <= GUARDED ((reg1 (23) and aux20) or (not (a (23)) and aux19));
|
267 |
|
|
END BLOCK label55;
|
268 |
|
|
label56 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
269 |
|
|
BEGIN
|
270 |
|
|
reg1 (24) <= GUARDED ((sel and reg1 (24)) or not ((not (rst) and (a (24) or sel))));
|
271 |
|
|
END BLOCK label56;
|
272 |
|
|
label57 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
273 |
|
|
BEGIN
|
274 |
|
|
reg1 (25) <= GUARDED ((reg1 (25) and aux20) or (not (a (25)) and aux19));
|
275 |
|
|
END BLOCK label57;
|
276 |
|
|
label58 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
277 |
|
|
BEGIN
|
278 |
|
|
reg1 (26) <= GUARDED ((reg1 (26) and aux20) or (not (a (26)) and aux19));
|
279 |
|
|
END BLOCK label58;
|
280 |
|
|
label59 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
281 |
|
|
BEGIN
|
282 |
|
|
reg1 (27) <= GUARDED ((reg1 (27) and aux20) or (not (a (27)) and aux19));
|
283 |
|
|
END BLOCK label59;
|
284 |
|
|
label60 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
285 |
|
|
BEGIN
|
286 |
|
|
reg1 (28) <= GUARDED ((sel and reg1 (28)) or not ((not (rst) and (a (28) or sel))));
|
287 |
|
|
END BLOCK label60;
|
288 |
|
|
label61 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
289 |
|
|
BEGIN
|
290 |
|
|
reg1 (29) <= GUARDED ((reg1 (29) and aux20) or (not (a (29)) and aux19));
|
291 |
|
|
END BLOCK label61;
|
292 |
|
|
label62 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
293 |
|
|
BEGIN
|
294 |
|
|
reg1 (30) <= GUARDED ((reg1 (30) and aux20) or (not (a (30)) and aux19));
|
295 |
|
|
END BLOCK label62;
|
296 |
|
|
label63 : BLOCK ((clk and not (clk'STABLE)) = '1')
|
297 |
|
|
BEGIN
|
298 |
|
|
reg1 (31) <= GUARDED ((reg1 (31) and aux20) or (not (a (31)) and aux19));
|
299 |
|
|
END BLOCK label63;
|
300 |
|
|
|
301 |
|
|
o2 (0) <= not (reg2 (0));
|
302 |
|
|
|
303 |
|
|
o2 (1) <= not (reg2 (1));
|
304 |
|
|
|
305 |
|
|
o2 (2) <= not (reg2 (2));
|
306 |
|
|
|
307 |
|
|
o2 (3) <= not (reg2 (3));
|
308 |
|
|
|
309 |
|
|
o2 (4) <= not (reg2 (4));
|
310 |
|
|
|
311 |
|
|
o2 (5) <= not (reg2 (5));
|
312 |
|
|
|
313 |
|
|
o2 (6) <= not (reg2 (6));
|
314 |
|
|
|
315 |
|
|
o2 (7) <= not (reg2 (7));
|
316 |
|
|
|
317 |
|
|
o2 (8) <= not (reg2 (8));
|
318 |
|
|
|
319 |
|
|
o2 (9) <= not (reg2 (9));
|
320 |
|
|
|
321 |
|
|
o2 (10) <= not (reg2 (10));
|
322 |
|
|
|
323 |
|
|
o2 (11) <= not (reg2 (11));
|
324 |
|
|
|
325 |
|
|
o2 (12) <= not (reg2 (12));
|
326 |
|
|
|
327 |
|
|
o2 (13) <= not (reg2 (13));
|
328 |
|
|
|
329 |
|
|
o2 (14) <= not (reg2 (14));
|
330 |
|
|
|
331 |
|
|
o2 (15) <= not (reg2 (15));
|
332 |
|
|
|
333 |
|
|
o2 (16) <= not (reg2 (16));
|
334 |
|
|
|
335 |
|
|
o2 (17) <= not (reg2 (17));
|
336 |
|
|
|
337 |
|
|
o2 (18) <= not (reg2 (18));
|
338 |
|
|
|
339 |
|
|
o2 (19) <= not (reg2 (19));
|
340 |
|
|
|
341 |
|
|
o2 (20) <= not (reg2 (20));
|
342 |
|
|
|
343 |
|
|
o2 (21) <= not (reg2 (21));
|
344 |
|
|
|
345 |
|
|
o2 (22) <= not (reg2 (22));
|
346 |
|
|
|
347 |
|
|
o2 (23) <= not (reg2 (23));
|
348 |
|
|
|
349 |
|
|
o2 (24) <= not (reg2 (24));
|
350 |
|
|
|
351 |
|
|
o2 (25) <= not (reg2 (25));
|
352 |
|
|
|
353 |
|
|
o2 (26) <= not (reg2 (26));
|
354 |
|
|
|
355 |
|
|
o2 (27) <= not (reg2 (27));
|
356 |
|
|
|
357 |
|
|
o2 (28) <= not (reg2 (28));
|
358 |
|
|
|
359 |
|
|
o2 (29) <= not (reg2 (29));
|
360 |
|
|
|
361 |
|
|
o2 (30) <= not (reg2 (30));
|
362 |
|
|
|
363 |
|
|
o2 (31) <= not (reg2 (31));
|
364 |
|
|
|
365 |
|
|
o1 (0) <= not (reg1 (0));
|
366 |
|
|
|
367 |
|
|
o1 (1) <= not (reg1 (1));
|
368 |
|
|
|
369 |
|
|
o1 (2) <= not (reg1 (2));
|
370 |
|
|
|
371 |
|
|
o1 (3) <= not (reg1 (3));
|
372 |
|
|
|
373 |
|
|
o1 (4) <= not (reg1 (4));
|
374 |
|
|
|
375 |
|
|
o1 (5) <= not (reg1 (5));
|
376 |
|
|
|
377 |
|
|
o1 (6) <= not (reg1 (6));
|
378 |
|
|
|
379 |
|
|
o1 (7) <= not (reg1 (7));
|
380 |
|
|
|
381 |
|
|
o1 (8) <= not (reg1 (8));
|
382 |
|
|
|
383 |
|
|
o1 (9) <= not (reg1 (9));
|
384 |
|
|
|
385 |
|
|
o1 (10) <= not (reg1 (10));
|
386 |
|
|
|
387 |
|
|
o1 (11) <= not (reg1 (11));
|
388 |
|
|
|
389 |
|
|
o1 (12) <= not (reg1 (12));
|
390 |
|
|
|
391 |
|
|
o1 (13) <= not (reg1 (13));
|
392 |
|
|
|
393 |
|
|
o1 (14) <= not (reg1 (14));
|
394 |
|
|
|
395 |
|
|
o1 (15) <= not (reg1 (15));
|
396 |
|
|
|
397 |
|
|
o1 (16) <= not (reg1 (16));
|
398 |
|
|
|
399 |
|
|
o1 (17) <= not (reg1 (17));
|
400 |
|
|
|
401 |
|
|
o1 (18) <= not (reg1 (18));
|
402 |
|
|
|
403 |
|
|
o1 (19) <= not (reg1 (19));
|
404 |
|
|
|
405 |
|
|
o1 (20) <= not (reg1 (20));
|
406 |
|
|
|
407 |
|
|
o1 (21) <= not (reg1 (21));
|
408 |
|
|
|
409 |
|
|
o1 (22) <= not (reg1 (22));
|
410 |
|
|
|
411 |
|
|
o1 (23) <= not (reg1 (23));
|
412 |
|
|
|
413 |
|
|
o1 (24) <= not (reg1 (24));
|
414 |
|
|
|
415 |
|
|
o1 (25) <= not (reg1 (25));
|
416 |
|
|
|
417 |
|
|
o1 (26) <= not (reg1 (26));
|
418 |
|
|
|
419 |
|
|
o1 (27) <= not (reg1 (27));
|
420 |
|
|
|
421 |
|
|
o1 (28) <= not (reg1 (28));
|
422 |
|
|
|
423 |
|
|
o1 (29) <= not (reg1 (29));
|
424 |
|
|
|
425 |
|
|
o1 (30) <= not (reg1 (30));
|
426 |
|
|
|
427 |
|
|
o1 (31) <= not (reg1 (31));
|
428 |
|
|
END;
|