OpenCores
URL https://opencores.org/ocsvn/idea/idea/trunk

Subversion Repositories idea

[/] [idea/] [trunk/] [behavioral/] [inout_port/] [in_key.vbe] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 marta
-- VHDL data flow description generated from `in_key`
2
--              date : Sat Sep  1 20:10:14 2001
3
 
4
 
5
-- Entity Declaration
6
 
7
ENTITY in_key IS
8
  PORT (
9
  clk : in BIT; -- clk
10
  rst : in BIT; -- rst
11
  key_sended : in BIT;  -- key_sended
12
  en_bufin : out BIT;   -- en_bufin
13
  req_key : out BIT;    -- req_key
14
  ikey_ready : out BIT; -- ikey_ready
15
  n_block : out BIT;    -- n_block
16
  vdd : in BIT; -- vdd
17
  vss : in BIT  -- vss
18
  );
19
END in_key;
20
 
21
 
22
-- Architecture Declaration
23
 
24
ARCHITECTURE VBE OF in_key IS
25
  SIGNAL current_state : REG_VECTOR(2 DOWNTO 0) REGISTER;       -- current_state
26
  SIGNAL current_state_s7 : BIT;                -- current_state_s7
27
  SIGNAL next_state_s7 : BIT;           -- next_state_s7
28
  SIGNAL current_state_s6 : BIT;                -- current_state_s6
29
  SIGNAL next_state_s6 : BIT;           -- next_state_s6
30
  SIGNAL current_state_s5 : BIT;                -- current_state_s5
31
  SIGNAL next_state_s5 : BIT;           -- next_state_s5
32
  SIGNAL current_state_s4 : BIT;                -- current_state_s4
33
  SIGNAL next_state_s4 : BIT;           -- next_state_s4
34
  SIGNAL current_state_s3 : BIT;                -- current_state_s3
35
  SIGNAL next_state_s3 : BIT;           -- next_state_s3
36
  SIGNAL current_state_s2 : BIT;                -- current_state_s2
37
  SIGNAL next_state_s2 : BIT;           -- next_state_s2
38
  SIGNAL current_state_s1 : BIT;                -- current_state_s1
39
  SIGNAL next_state_s1 : BIT;           -- next_state_s1
40
  SIGNAL current_state_s0 : BIT;                -- current_state_s0
41
  SIGNAL next_state_s0 : BIT;           -- next_state_s0
42
  SIGNAL next_state : BIT_VECTOR(2 DOWNTO 0);   -- next_state
43
 
44
BEGIN
45
  next_state(0) <= (next_state_s0 OR next_state_s1 OR next_state_s6
46
OR next_state_s7);
47
  next_state(1) <= (next_state_s2 OR next_state_s3 OR next_state_s6
48
OR next_state_s7);
49
  next_state(2) <= (next_state_s1 OR next_state_s3 OR next_state_s5
50
OR next_state_s7);
51
  next_state_s0 <= ((current_state_s0 AND NOT(key_sended)) OR
52
current_state_s6);
53
  current_state_s0 <= (NOT(current_state(2)) AND NOT(current_state(1))
54
AND current_state(0));
55
  next_state_s1 <= (current_state_s0 AND key_sended);
56
  current_state_s1 <= (current_state(2) AND NOT(current_state(1)) AND
57
current_state(0));
58
  next_state_s2 <= (current_state_s1 OR (current_state_s2 AND NOT(
59
key_sended)));
60
  current_state_s2 <= (NOT(current_state(2)) AND current_state(1) AND
61
NOT(current_state(0)));
62
  next_state_s3 <= (current_state_s2 AND key_sended);
63
  current_state_s3 <= (current_state(2) AND current_state(1) AND NOT(
64
current_state(0)));
65
  next_state_s4 <= (current_state_s3 OR (current_state_s4 AND NOT(
66
key_sended)));
67
  current_state_s4 <= (NOT(current_state(2)) AND NOT(current_state(1))
68
AND NOT(current_state(0)));
69
  next_state_s5 <= (current_state_s4 AND key_sended);
70
  current_state_s5 <= (current_state(2) AND NOT(current_state(1)) AND
71
NOT(current_state(0)));
72
  next_state_s6 <= current_state_s5;
73
  current_state_s6 <= (NOT(current_state(2)) AND current_state(1) AND
74
current_state(0));
75
  next_state_s7 <= '0';
76
  current_state_s7 <= (current_state(2) AND current_state(1) AND
77
current_state(0));
78
  label0 : BLOCK ((NOT((clk'STABLE)) AND clk) = '1')
79
  BEGIN
80
    current_state(0) <= GUARDED (next_state(0) OR rst);
81
  END BLOCK label0;
82
  label1 : BLOCK ((NOT((clk'STABLE)) AND clk) = '1')
83
  BEGIN
84
    current_state(1) <= GUARDED (next_state(1) AND NOT(rst));
85
  END BLOCK label1;
86
  label2 : BLOCK ((NOT((clk'STABLE)) AND clk) = '1')
87
  BEGIN
88
    current_state(2) <= GUARDED (next_state(2) AND NOT(rst));
89
  END BLOCK label2;
90
 
91
n_block <= NOT(rst OR (current_state_s0 AND NOT(rst)) OR (
92
current_state_s6 AND NOT(rst)));
93
 
94
ikey_ready <= (current_state_s6 AND NOT(rst));
95
 
96
req_key <= NOT((current_state_s0 AND NOT(rst) AND key_sended
97
) OR (current_state_s2 AND NOT(rst) AND key_sended
98
) OR (current_state_s4 AND NOT(rst) AND key_sended
99
) OR (current_state_s6 AND NOT(rst)));
100
 
101
en_bufin <= ((current_state_s0 AND NOT(rst) AND key_sended)
102
OR (current_state_s2 AND NOT(rst) AND key_sended)
103
OR (current_state_s4 AND NOT(rst) AND key_sended));
104
END;

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.