OpenCores
URL https://opencores.org/ocsvn/idea/idea/trunk

Subversion Repositories idea

[/] [idea/] [trunk/] [simulation/] [inout_port/] [data_out.pat] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 marta
--  File Name     :  data_out.pat                                       --
2
--  Description   :  The test patterns of the data out block            --
3
--                   for the verification of the structural view        --
4
--  Purpose       :  To be used by ASIMUT                               --
5
--  Date          :  Aug 30, 2001                                       --
6
--  Version       :  1.1                                                --
7
--  Author        :  Martadinata A.                                     --
8
--  Address       :  VLSI RG, Dept. of Electrical Engineering           --
9
--                   ITB, Bandung, Indonesia                            --
10
--  E-mail        :  marta@ic.vlsi.itb.ac.id                            --
11
 
12
in   vdd;;
13
in   vss;;
14
in   data64out(63 downto 0) X;;
15
in   emp_bufout;;
16
in   cp_ready;;
17
in   clk;;
18
in   rst;;
19
out  req_cp spy;;
20
out  cp_sended spy;;
21
out  dataout(31 downto 0) X spy;;
22
 
23
 
24
begin
25
-- sending the first 64-bit data : AAAABBBB00002222
26
< 0 ns> init : 1 0 0000000000000000 0 0 0 1 ?* ?* ?********;
27
< 5 ns> s0   : 1 0 0000000000000000 0 0 1 0 ?* ?* ?********;
28
<10 ns> s0   : 1 0 AAAABBBB00002222 0 0 0 0 ?* ?* ?********;
29
<15 ns> s0   : 1 0 AAAABBBB00002222 0 1 1 0 ?* ?* ?********;
30
<20 ns> s0   : 1 0 AAAABBBB00002222 0 1 0 0 ?* ?* ?********;
31
<25 ns> s1   : 1 0 AAAABBBB00002222 0 0 1 0 ?* ?* ?********;
32
<30 ns> s1   : 1 0 AAAABBBB00002222 0 0 0 0 ?* ?* ?********;
33
<35 ns> s2   : 1 0 AAAABBBB00002222 1 0 1 0 ?* ?* ?********;
34
<40 ns> s2   : 1 0 AAAABBBB00002222 1 0 0 0 ?* ?* ?********;
35
<45 ns> s3   : 1 0 AAAABBBB00002222 0 0 1 0 ?* ?* ?********;
36
<50 ns> s3   : 1 0 AAAABBBB00002222 0 0 0 0 ?* ?* ?********;
37
-- sending the second 64-bit data : 5555555577777777
38
<55 ns> s4   : 1 0 AAAABBBB00002222 1 0 1 0 ?* ?* ?********;
39
<60 ns> s4   : 1 0 5555555577777777 1 0 0 0 ?* ?* ?********;
40
<65 ns> s0   : 1 0 5555555577777777 0 1 1 0 ?* ?* ?********;
41
<70 ns> s0   : 1 0 5555555577777777 0 1 0 0 ?* ?* ?********;
42
<75 ns> s1   : 1 0 5555555577777777 0 0 1 0 ?* ?* ?********;
43
<80 ns> s1   : 1 0 5555555577777777 0 0 0 0 ?* ?* ?********;
44
<85 ns> s2   : 1 0 5555555577777777 1 0 1 0 ?* ?* ?********;
45
<90 ns> s2   : 1 0 5555555577777777 1 0 0 0 ?* ?* ?********;
46
<95 ns> s3   : 1 0 5555555577777777 0 0 1 0 ?* ?* ?********;
47
<100ns> s3   : 1 0 5555555577777777 0 0 0 0 ?* ?* ?********;
48
<105ns> s4   : 1 0 5555555577777777 0 0 1 0 ?* ?* ?********;
49
<110ns> s4   : 1 0 5555555577777777 0 0 0 0 ?* ?* ?********;
50
 
51
 
52
 
53
 
54
end;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.