OpenCores
URL https://opencores.org/ocsvn/idea/idea/trunk

Subversion Repositories idea

[/] [idea/] [trunk/] [simulation/] [main control/] [dec_mode_10ns.pat] - Blame information for rev 11

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 marta
-- File Name    : dec_mode_10ns.pat
2
-- Version      : v1.1
3
-- Description  : test pattern for decoder mode
4
-- Purpose      : to verify the decoder mode block at frequency 50 Mhz
5
-- Author       : Sigit Dewantoro
6
-- Address      : IS Laboratory, Labtek VIII, ITB, Jl. Ganesha 10, Bandung, Indonesia
7
-- Email        : sigit@students.ee.itb.ac.id, sigit@ic.vlsi.itb.ac.id
8
-- Date         : August 16th, 2001
9
 
10
-- input / output list :
11
 
12
in vdd             B;;;
13
in vss             B;;;
14
in start           B;;;
15
in mode            (1 downto 0) B;;;
16
out ecb            B;;;
17
out cbc            B;;;
18
out cfb            B;;;
19
out ofb            B;;;
20
 
21
begin
22
 
23
-- Pattern description :
24
 
25
--                         v  v  s  m      e  c  c  o
26
--                         d  s  t  o      c  b  f  f
27
--                         d  s  a  d      b  c  b  b
28
--                               r  e
29
--                               t
30
 
31
-- Beware : unprocessed patterns
32
 
33
<0 ns>           pat     : 1  0  0  0  0  ?*  *  *  *;
34
<10 ns>          pat     : 1  0  0  0  0  ?*  *  *  *;
35
 
36
<20 ns>          pat     : 1  0  1  0  0  ?*  *  *  *;
37
<30 ns>          pat     : 1  0  1  0  0  ?*  *  *  *;
38
 
39
<40 ns>          pat     : 1  0  1  0  1  ?*  *  *  *;
40
<50 ns>          pat     : 1  0  1  0  1  ?*  *  *  *;
41
 
42
<60 ns>          pat     : 1  0  1  1  0  ?*  *  *  *;
43
<70 ns>          pat     : 1  0  1  1  0  ?*  *  *  *;
44
 
45
<80 ns>          pat     : 1  0  1  1  1  ?*  *  *  *;
46
<90 ns>          pat     : 1  0  1  1  1  ?*  *  *  *;
47
 
48
<100 ns>         pat     : 1  0  0  0  0  ?*  *  *  *;
49
<110 ns>         pat     : 1  0  0  0  0  ?*  *  *  *;
50
 
51
end;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.