URL https://opencores.org/ocsvn/idea/idea/trunk

Subversion Repositories idea

[/] [idea/] [trunk/] [structural_c/] [idea_machine/] [out_trans.c] - Blame information for rev 9

Line No.	Rev	Author	Line
1	7	marta	`/* File Name : out_trans.c */`
2			`/* Description : The output transformation */`
3			`/* Purpose : To be used by GENLIB */`
4			`/* Date : Aug 23, 2001 */`
5			`/* Version : 1.1 */`
6			`/* Author : Martadinata A. */`
7			`/* Address : VLSI RG, Dept. of Electrical Engineering ITB, */`
8			`/* Bandung, Indonesia */`
9			`/* E-mail : marta@ic.vlsi.itb.ac.id */`
10
11
12			`#include<genlib.h>`
13			`main()`
14			`{`
15			`DEF_LOFIG("out_trans");`
16			`LOCON("en", IN, "en" );`
17			`LOCON("x1[0:15]", IN, "x1[0:15]" );`
18			`LOCON("x2[0:15]", IN, "x2[0:15]" );`
19			`LOCON("x3[0:15]", IN, "x3[0:15]" );`
20			`LOCON("x4[0:15]", IN, "x4[0:15]" );`
21			`LOCON("z1[0:15]", IN, "z1[0:15]" );`
22			`LOCON("z2[0:15]", IN, "z2[0:15]" );`
23			`LOCON("z3[0:15]", IN, "z3[0:15]" );`
24			`LOCON("z4[0:15]", IN, "z4[0:15]" );`
25			`LOCON("y1[0:15]", OUT, "y1[0:15]" );`
26			`LOCON("y2[0:15]", INOUT, "y2[0:15]" );`
27			`LOCON("y3[0:15]", INOUT, "y3[0:15]" );`
28			`LOCON("y4[0:15]", OUT, "y4[0:15]" );`
29			`LOCON("reset", IN, "reset" );`
30			`LOCON("vdd", IN, "vdd" );`
31			`LOCON("vss", IN, "vss" );`
32
33			`LOINS("sm16plus1mul_glopf","trans1","x1[0:15]","z1[0:15]","en","reset","y1[0:15]","vdd","vss",0);`
34			`LOINS("sm16adder_glopf","trans2","x3[0:15]","z2[0:15]","en","reset","y2[0:15]","vdd","vss",0);`
35			`LOINS("sm16adder_glopf","trans3","x2[0:15]","z3[0:15]","en","reset","y3[0:15]","vdd","vss",0);`
36			`LOINS("sm16plus1mul_glopf","trans4","x4[0:15]","z4[0:15]","en","reset","y4[0:15]","vdd","vss",0);`
37
38			`SAVE_LOFIG();`
39			`exit(0);`
40			`}`