OpenCores
URL https://opencores.org/ocsvn/igor/igor/trunk

Subversion Repositories igor

[/] [igor/] [trunk/] [avr/] [eth-test/] [dev/] [enc28j60conf.h] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 atypic
/*! \file enc28j60conf.h \brief Microchip ENC28J60 Ethernet Interface Driver Configuration. */
2
//*****************************************************************************
3
//
4
// File Name    : 'enc28j60conf.h'
5
// Title                : Microchip ENC28J60 Ethernet Interface Driver Configuration
6
// Author               : Pascal Stang
7
// Created              : 10/5/2004
8
// Revised              : 8/22/2005
9
// Version              : 0.1
10
// Target MCU   : Atmel AVR series
11
// Editor Tabs  : 4
12
//
13
// Description  : This driver provides initialization and transmit/receive
14
//              functions for the ENC28J60 10Mb Ethernet Controller and PHY.
15
//
16
// This code is distributed under the GNU Public License
17
//              which can be found at http://www.gnu.org/licenses/gpl.txt
18
//
19
//*****************************************************************************
20
 
21
#ifndef ENC28J60CONF_H
22
#define ENC28J60CONF_H
23
#include "spi.h"
24
 
25
// ENC28J60 SPI port
26
#define ENC28J60_SPI_PORT               SPI_PORT
27
#define ENC28J60_SPI_DDR                SPI_DDR
28
#define ENC28J60_SPI_SCK                SPI_SCK
29
#define ENC28J60_SPI_MOSI               SPI_MOSI
30
#define ENC28J60_SPI_MISO               SPI_MISO
31
#define ENC28J60_SPI_SS                 SPI_SS_ETHERNET
32
// ENC28J60 control port
33
#define ENC28J60_CONTROL_PORT   SPI_PORT
34
#define ENC28J60_CONTROL_DDR    SPI_DDR
35
#define ENC28J60_CONTROL_CS     SPI_SS_ETHERNET
36
 
37
// MAC address for this interface
38
#ifdef ETHADDR0
39
#define ENC28J60_MAC0 ETHADDR0
40
#define ENC28J60_MAC1 ETHADDR1
41
#define ENC28J60_MAC2 ETHADDR2
42
#define ENC28J60_MAC3 ETHADDR3
43
#define ENC28J60_MAC4 ETHADDR4
44
#define ENC28J60_MAC5 ETHADDR5
45
#else
46
#define ENC28J60_MAC0 '0'
47
#define ENC28J60_MAC1 'F'
48
#define ENC28J60_MAC2 'F'
49
#define ENC28J60_MAC3 'I'
50
#define ENC28J60_MAC4 'C'
51
#define ENC28J60_MAC5 'E'
52
#endif
53
 
54
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.