OpenCores
URL https://opencores.org/ocsvn/igor/igor/trunk

Subversion Repositories igor

[/] [igor/] [trunk/] [avr/] [src/] [bus.h] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 atypic
#ifndef _BUS_H_
2
#define _BUS_H_
3
#include <avr/io.h>
4
#include <stdint.h>
5
 
6
/* Read Write port and flags */
7
#define RDWRPORT        PORTE
8
#define RDWRPIN         PINE
9
#define RDWRDDR         DDRE
10
/* Pin values that indicate different operations
11
 * using (2**pinnumber) for easier code
12
 */
13
#define RD      0x04    
14
#define WR      0x08
15
 
16
#define RDYPORT         PORTB
17
#define RDYPIN          PINB
18
#define RDYDDR          DDRB
19
#define RDY     0
20
 
21
#define ADDRLPIN        PIND
22
#define ADDRLPORT       PORTD   
23
#define ADDRLDDR        DDRD
24
 
25
 
26
#define ADDRHPIN        PINE
27
#define ADDRHPORT       PORTE
28
#define ADDRHDDR        DDRE
29
 
30
#define DATA0PIN        PINH
31
#define DATA0PORT       PORTH
32
#define DATA0DDR        DDRH
33
 
34
#define DATA1PIN        PINJ
35
#define DATA1PORT       PORTJ
36
#define DATA1DDR        DDRJ
37
 
38
#define DATA2PIN        PINK
39
#define DATA2PORT       PORTK
40
#define DATA2DDR        DDRK
41
 
42
#define DATA3PIN        PINL
43
#define DATA3PORT       PORTL
44
#define DATA3DDR        DDRL
45
 
46
#define INTDDR          DDRD
47
#define INTPORT         PORTD
48
#define INTPIN          PIND
49
 
50
#define BOOTEDDDR       DDRB
51
#define BOOTEDPORT      PORTB
52
#define BOOTEDPIN       PINB
53
#define BOOTED          7
54
 
55
uint32_t fpga_delayed_write(void);
56
void fpga_finish_read(uint32_t data);
57
void init_fpgabus(void);
58
void avr_online(void);
59
#endif /* !_BUS_H_ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.