URL https://opencores.org/ocsvn/instruction_list_pipelined_processor_with_peripherals/instruction_list_pipelined_processor_with_peripherals/trunk

Subversion Repositories instruction_list_pipelined_processor_with_peripherals

[/] [instruction_list_pipelined_processor_with_peripherals/] [trunk/] [hdl/] [controlUnit.v] - Blame information for rev 9

Go to most recent revision | Details | Compare with Previous | View Log


 
`include "timescale.v"
`include "defines.v"
 
 
module controlUnit (clk, reset, instOpCode, acc0, iomemCode,
                                                        branch,
                                                        accMuxSel, accEn, op2MuxSel, aluEn, aluOpcode,
                                                        bitRamEn, bitRamRw, byteRamEn, byteRamRw,
                                                        inputRead, outputRw
 
                                                        `ifdef timerAndCounter_peripheral
                                                                , entypeEn, tcAccRead, tcResetEn, tcPresetEn, tcLoadEn
                                                        `endif
 
                                                        `ifdef UART_peripheral
                                                                , uartRead, uartWrite
                                                        `endif
 
                                                        `ifdef SPI_peripheral
                                                                , sconEn, spiStatRead, spiBufRead, spiBufWrite, spiBufShift
                                                        `endif
 
                                                        );
 
 
        input clk, reset;
        input [`instOpCodeLen-1:0] instOpCode;
        input acc0;
        input [1:0] iomemCode;
 
        output branch;
        output [`accMuxSelLen-1:0]       accMuxSel;
        output accEn;
        output [`op2MuxSelLen-1:0]       op2MuxSel;
        output aluEn;
        output [`aluOpcodeLen-1:0] aluOpcode;
        output bitRamEn, bitRamRw, byteRamEn, byteRamRw;
        output inputRead, outputRw;
 
        `ifdef timerAndCounter_peripheral
        output entypeEn, tcAccRead, tcResetEn, tcPresetEn, tcLoadEn;
        `endif
 
        `ifdef UART_peripheral
        output uartRead, uartWrite;
        `endif
 
        `ifdef SPI_peripheral
        output sconEn, spiStatRead, spiBufRead, spiBufWrite, spiBufShift;
        `endif
 
        reg branch;
        reg [`accMuxSelLen-1:0]  accMuxSel;
        reg accEn;
        reg [`op2MuxSelLen-1:0]  op2MuxSel;
        reg aluEn;
        reg [`aluOpcodeLen-1:0] aluOpcode;
        reg bitRamEn, bitRamRw, byteRamEn, byteRamRw;
        reg inputRead, outputRw;
 
        `ifdef timerAndCounter_peripheral
        reg entypeEn, tcAccRead, tcResetEn, tcPresetEn, tcLoadEn;
        `endif
 
        `ifdef UART_peripheral
        reg uartRead, uartWrite;
        `endif
 
        `ifdef SPI_peripheral
        reg sconEn, spiStatRead, spiBufRead, spiBufWrite, spiBufShift;
        `endif
 
        reg [`cuStateLen-1:0] state;
 
        // control unit FSM states:
 
        parameter       s               = `cuStateLen'b0;
        parameter       sTc     = `cuStateLen'b1;
        parameter       sBr     = `cuStateLen'b10;
        parameter       sLd     = `cuStateLen'b11;
        parameter       sSt     = `cuStateLen'b100;
        parameter       sUart   = `cuStateLen'b101;
        parameter       sSpi    = `cuStateLen'b110;
        parameter       sAlu    = `cuStateLen'b111;
 
 
 
 
        always @ (negedge clk)
        begin
 
 
                if (reset)
                begin
                        state = s;
 
                        branch = 0;      accMuxSel = 0;   accEn = 0;       op2MuxSel = 0;   aluEn = 0; aluOpcode = 0; bitRamEn = 0;
                        bitRamRw = 1;   byteRamEn = 0;   byteRamRw = 1;  inputRead = 0;   outputRw = 1;
 
                        `ifdef timeAndCounter_peripheral
                                entypeEn = 0;    tcAccRead = 0;   tcResetEn = 0;           tcPresetEn = 0;  tcLoadEn = 0;
                        `endif
 
                        `ifdef UART_peripheral
                                uartRead = 0;    uartWrite = 0;
                        `endif
 
                        `ifdef SPI_peripheral
                                sconEn = 0;              spiStatRead = 0; spiBufRead = 0;  spiBufWrite = 0; spiBufShift = 0;
                        `endif
                end
 
                else
                begin
 
                        // execution unit control signals
 
                        case (state)
 
                        s               :               begin
 
 
                                case (instOpCode)
 
                                `END                    :       begin
 
                                                state = sBr;
 
                                                branch = 1;                     // branch to some address . . .
                                                accMuxSel = 0;
                                                accEn = 0;
                                                op2MuxSel = 0;
                                                aluEn = 0;
                                                aluOpcode = 0;
                                                bitRamEn = 0;
                                                bitRamRw = 1;
                                                byteRamEn = 0;
                                                byteRamRw = 1;
                                                inputRead = 0;
                                                outputRw = 1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 0;            tcAccRead = 0;   tcResetEn = 0;           tcPresetEn = 0;  tcLoadEn = 0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 0;            uartWrite = 0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 0;              spiStatRead = 0; spiBufRead = 0;  spiBufWrite = 0;
                                                        spiBufShift = 0;
                                                `endif
 
                                end     // end case END
 
 
 
                                `JMP                    :       begin
 
                                                state = sBr;
 
                                                if (acc0)
                                                        branch = 1;                     // branch to some address . . .
                                                else
                                                        branch = 0;
                                                accMuxSel = 0;
                                                accEn = 0;
                                                op2MuxSel = 0;
                                                aluEn = 0;
                                                aluOpcode = 0;
                                                bitRamEn = 0;
                                                bitRamRw = 1;
                                                byteRamEn = 0;
                                                byteRamRw = 1;
                                                inputRead = 0;
                                                outputRw = 1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 0;            tcAccRead = 0;   tcResetEn = 0;           tcPresetEn = 0;  tcLoadEn = 0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 0;            uartWrite = 0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 0;              spiStatRead = 0; spiBufRead = 0;  spiBufWrite = 0; spiBufShift = 0;
                                                `endif
 
                                end     // end case JMP
 
 
 
                                `Ld                     :       begin
                                // load thr. op2 MUX and alu.... enable acc in next cycle
                                                state = sAlu;
 
                                                branch = 0;
//                                              accMuxSel = `accMuxSelAluOut;
                                                accMuxSel = 0;
                                                accEn = 0;
 
                                                        case (iomemCode)
                                                        2'b00   :       op2MuxSel = `op2MuxSelInput;
                                                        2'b01   :       op2MuxSel = `op2MuxSelOutput;
                                                        2'b10   :       op2MuxSel = `op2MuxSelBitRam;
                                                        2'b11   :       op2MuxSel = `op2MuxSelByteRam;
                                                        default:        op2MuxSel = `op2MuxSelInput;
                                                        endcase
                                                        aluEn = 1'b1;
                                                        aluOpcode = `LD_data;
 
                                                bitRamEn = 1'b1;
                                                bitRamRw = 1'b1;
                                                byteRamEn = 1'b1;
                                                byteRamRw = 1'b1;
                                                inputRead = 1'b1;
                                                outputRw = 1'b1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end     // end case Ld
 
 
 
 
                                `Ldi                    :       begin
                                                state = sLd;
 
                                                branch = 1'b0;
                                                        accMuxSel = `accMuxSelImmData;  // select imm data thr mux
                                                        accEn = 1'b1;           // acc enabled
                                                op2MuxSel = 1'b0;
                                                aluOpcode = 1'b0;
                                                aluEn = 1'b0;
                                                bitRamEn = 1'b0;
                                                bitRamRw = 1'b1;
                                                byteRamEn = 1'b0;
                                                byteRamRw = 1'b1;
                                                inputRead = 1'b0;
                                                outputRw = 1'b1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end             // end case Ldi
 
 
 
                                `ST                     :       begin
                                                state = sSt;
 
                                                branch = 1'b0;
                                                accMuxSel = 1'b0;
                                                accEn = 1'b0;
                                                op2MuxSel = 1'b0;
                                                aluEn = 1'b0;
                                                aluOpcode = 1'b0;
                                                inputRead = 1'b0;
 
                                                        case (iomemCode)
                                                        2'b10   :       begin   bitRamRw = 1'b0;        byteRamRw = 1'b1;       outputRw = 1'b1; bitRamEn = 1'b1;       byteRamEn = 1'b1;       end
                                                        2'b11   :       begin   bitRamRw = 1'b1;        byteRamRw = 1'b0;       outputRw = 1'b1; bitRamEn = 1'b1;       byteRamEn = 1'b1;       end
                                                        2'b01   :       begin   bitRamRw = 1'b1;        byteRamRw = 1'b1;       outputRw = 1'b0; end
                                                        default:        begin   bitRamRw = 1'b1;        byteRamRw = 1'b1;       outputRw = 1'b1;        end
                                                        endcase
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end
 
 
 
                                `ADD                    :       begin
                                                state = sAlu;
                                                aluOpcode = `ADD_alu;
                                                aluEn = 1'b1;
                                                branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end
 
 
                                `SUB                    :       begin
                                                state = sAlu;
                                                aluOpcode = `SUB_alu;
                                                aluEn = 1'b1;
                                                branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end
 
                                // MUL & DIV are not implemented
 
 
 
                                `AND                    :       begin
                                                state = sAlu;
                                                aluOpcode = `AND_alu;
                                                aluEn = 1'b1;
                                                branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end
 
 
 
                                `OR                     :       begin
                                                state = sAlu;
                                                aluOpcode = `OR_alu;
                                                aluEn = 1'b1;
                                                branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end
 
 
 
                                `XOR                    :       begin
                                                state = sAlu;
                                                aluOpcode = `XOR_alu;
                                                aluEn = 1'b1;
                                                branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end
 
 
 
                                `GrT                    :       begin
                                                state = sAlu;
                                                aluOpcode = `GT_alu;
                                                aluEn = 1'b1;
                                                branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end
 
 
 
 
 
                                `GE                     :       begin
                                                state = sAlu;
                                                aluOpcode = `GE_alu;
                                                aluEn = 1'b1;
                                                branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end
 
 
 
 
 
                                `EQ                     :       begin
                                                state = sAlu;
                                                aluOpcode = `EQ_alu;
                                                aluEn = 1'b1;
                                                branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end
 
 
 
 
 
                                `LE                     :       begin
                                                state = sAlu;
                                                aluOpcode = `LE_alu;
                                                aluEn = 1'b1;
                                                branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end
 
 
 
 
 
                                `LT                     :       begin
                                                state = sAlu;
                                                aluOpcode = `LT_alu;
                                                aluEn = 1'b1;
                                                branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timeAndCounter_peripheral
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
 
                                end
 
 
                                `ifdef timeAndCounter_peripheral
                                `PRE                    :       begin
                                                state = sTc;
 
                                                entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b1;      tcLoadEn = 1'b0;
 
 
                                                aluEn = 1'b0;   aluOpcode = 1'b0;               branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
                                end
                                `endif
 
 
                                `ifdef timeAndCounter_peripheral
                                `ETY                    :       begin
                                                state = sTc;
 
                                                entypeEn = 1'b1;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
 
 
                                                aluEn = 1'b0;   aluOpcode = 1'b0;               branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
                                end
                                `endif
 
 
 
                                `ifdef timeAndCounter_peripheral
                                `RST                    :       begin
                                                state = sTc;
 
                                                entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b1;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
 
 
                                                aluEn = 1'b0;   aluOpcode = 1'b0;               branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
                                end
                                `endif
 
 
 
                                `ifdef timeAndCounter_peripheral
                                `LdTC                   :       begin
                                                state = sTc;
 
                                                entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b1;
 
                                                accMuxSel = `accMuxSelTcLoad;           accEn = 1'b1;   // loading TC status data
 
                                                aluEn = 1'b0;   aluOpcode = 1'b0;               branch = 1'b0;                  op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
                                end
                                `endif
 
 
 
                                `ifdef timeAndCounter_peripheral
                                `LdACC                  :       begin
                                                state = sTc;
 
                                                entypeEn = 1'b0;                tcAccRead = 1'b1;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
 
                                                accMuxSel = `accMuxSelTcAcc;            accEn = 1'b1;   // loading TC ACC data
 
                                                aluEn = 1'b0;   aluOpcode = 1'b0;               branch = 1'b0;          op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
 
                                                `ifdef UART_peripheral
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
                                end
                                `endif
 
 
 
 
                                `ifdef UART_peripheral
                                `UARTrd                 :       begin
                                                state = sUart;
 
                                                uartRead = 1'b1;                uartWrite = 1'b0;
 
                                                accMuxSel = `accMuxSelUartData;         accEn = 1'b1;   // loading UART data
 
                                                aluEn = 1'b0;   aluOpcode = 1'b0;               branch = 1'b0;          op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timerAndCounter_peripheral
                                                entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
                                end
                                `endif
 
 
 
                                `ifdef UART_peripheral
                                `UARTstat                       :       begin
                                                state = sUart;
 
                                                uartRead = 1'b0;                uartWrite = 1'b0;
 
                                                accMuxSel = `accMuxSelUartStat;         accEn = 1'b1;   // loading UART status
 
                                                aluEn = 1'b0;   aluOpcode = 1'b0;               branch = 1'b0;          op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timerAndCounter_peripheral
                                                entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
                                end
                                `endif
 
 
 
 
                                `ifdef UART_peripheral
                                `UARTwr                 :       begin
                                                state = sUart;
 
                                                uartRead = 1'b0;                uartWrite = 1'b1;
 
                                                aluEn = 1'b0;   aluEn = 1'b0;   aluOpcode = 1'b0;               branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timerAndCounter_peripheral
                                                entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
 
                                                `ifdef SPI_peripheral
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                `endif
                                end
                                `endif
 
 
 
 
                                `ifdef SPI_peripheral
                                `SPIxFER                        :       begin
                                                state = sSpi;
 
                                                sconEn = 1'b1;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
 
 
                                                aluEn = 1'b0;   aluOpcode = 1'b0;               branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timerAndCounter_peripheral
                                                entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                end
                                `endif
 
 
 
                                `ifdef SPI_peripheral
                                `SPIstat                        :       begin
                                                state = sSpi;
 
                                                sconEn = 1'b0;          spiStatRead = 1'b1;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
 
 
                                                aluEn = 1'b0;   aluOpcode = 1'b0;               branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timerAndCounter_peripheral
                                                entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                end
                                `endif
 
 
 
                                `ifdef SPI_peripheral
                                `SPIwBUF                        :       begin
                                                state = sSpi;
 
                                                sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b1;     spiBufShift = 1'b0;
 
 
                                                aluEn = 1'b0;   aluOpcode = 1'b0;               branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timerAndCounter_peripheral
                                                entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                end
                                `endif
 
 
 
                                `ifdef SPI_peripheral
                                `SPIrBUF                        :       begin
                                                state = sSpi;
 
                                                sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b1;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
 
 
                                                aluEn = 1'b0;   aluOpcode = 1'b0;               branch = 1'b0;          accMuxSel = 1'b0;               accEn = 1'b0;   op2MuxSel = 1'b0;
                                                bitRamEn = 1'b0;        bitRamRw = 1'b1;        byteRamEn = 1'b0;               byteRamRw = 1'b1;               inputRead = 1'b0;               outputRw = 1'b1;
 
                                                `ifdef timerAndCounter_peripheral
                                                entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                `endif
 
                                                `ifdef UART_peripheral
                                                uartRead = 1'b0;                uartWrite = 1'b0;
                                                `endif
 
                                end
                                `endif
 
                                default         :       begin
 
                                $write ("\n", $time, "ns unknown/unused instruction op-code encountered by control unit");
//                              $stop;
                                end
                                endcase // end  case (instOpCode)
 
 
 
                        end     // end case (s)
 
 
                        sBr             :       begin
                                                        branch = 1'b0;
                                                        state = s;
                                                        end             // end case sBr
 
 
                        sLd             :       begin
                                                        accEn = 1'b0;
                                                        state = s;
                                                        end             // end case sLd
 
                        sSt             :       begin
                                                        bitRamRw = 1'b1;        byteRamRw = 1'b1; outputRw = 1'b1;
                                                        state = s;
                                                        end
 
                        sAlu            :       begin
                                                        aluEn = 1'b0;
                                                        accEn = 1'b1;
                                                        accMuxSel = `accMuxSelAluOut;
                                                        state = s;
                                                        end
 
                        `ifdef timerAndCounter_peripheral
                        sTc             :       begin
                                                        entypeEn = 1'b0;                tcAccRead = 1'b0;       tcResetEn = 1'b0;               tcPresetEn = 1'b0;      tcLoadEn = 1'b0;
                                                        state = s;
                                                        end
                        `endif
 
                        `ifdef UART_peripheral
                        sUart           :       begin
                                                        uartRead = 1'b0;                uartWrite = 1'b0;
                                                        state = s;
                                                        end
                        `endif
 
                        `ifdef SPI_peripheral
                        sSpi            :       begin
                                                        sconEn = 1'b0;          spiStatRead = 1'b0;     spiBufRead = 1'b0;      spiBufWrite = 1'b0;     spiBufShift = 1'b0;
                                                        state = s;
                                                        end
                        `endif
 
                        default         :       begin
                        $write ("       control unit FSM in unknown state.      ");
                        end
                        endcase // end  case (state)
                end     // end else part (outermost)
 
 
 
        end     // end always
 
 
endmodule

Line No.	Rev	Author	Line
1	3	maheshpalv
2			`include "timescale.v"
3			`include "defines.v"
4
5
6	5	maheshpalv	`module controlUnit (clk, reset, instOpCode, acc0, iomemCode,`
7	3	maheshpalv	`branch,`
8	6	maheshpalv	`accMuxSel, accEn, op2MuxSel, aluEn, aluOpcode,`
9	3	maheshpalv	`bitRamEn, bitRamRw, byteRamEn, byteRamRw,`
10			`inputRead, outputRw`
11
12			`ifdef timerAndCounter_peripheral
13			`, entypeEn, tcAccRead, tcResetEn, tcPresetEn, tcLoadEn`
14			`endif
15
16			`ifdef UART_peripheral
17			`, uartRead, uartWrite`
18			`endif
19
20			`ifdef SPI_peripheral
21			`, sconEn, spiStatRead, spiBufRead, spiBufWrite, spiBufShift`
22			`endif
23
24			`);`
25
26
27			`input clk, reset;`
28			input [`instOpCodeLen-1:0] instOpCode;
29			`input acc0;`
30			`input [1:0] iomemCode;`
31
32			`output branch;`
33			output [`accMuxSelLen-1:0] accMuxSel;
34			`output accEn;`
35			output [`op2MuxSelLen-1:0] op2MuxSel;
36	6	maheshpalv	`output aluEn;`
37	3	maheshpalv	output [`aluOpcodeLen-1:0] aluOpcode;
38			`output bitRamEn, bitRamRw, byteRamEn, byteRamRw;`
39			`output inputRead, outputRw;`
40
41			`ifdef timerAndCounter_peripheral
42			`output entypeEn, tcAccRead, tcResetEn, tcPresetEn, tcLoadEn;`
43	5	maheshpalv	`endif
44	3	maheshpalv
45			`ifdef UART_peripheral
46			`output uartRead, uartWrite;`
47			`endif
48
49			`ifdef SPI_peripheral
50			`output sconEn, spiStatRead, spiBufRead, spiBufWrite, spiBufShift;`
51			`endif
52	5	maheshpalv
53			`reg branch;`
54			reg [`accMuxSelLen-1:0] accMuxSel;
55			`reg accEn;`
56			reg [`op2MuxSelLen-1:0] op2MuxSel;
57	6	maheshpalv	`reg aluEn;`
58	5	maheshpalv	reg [`aluOpcodeLen-1:0] aluOpcode;
59			`reg bitRamEn, bitRamRw, byteRamEn, byteRamRw;`
60			`reg inputRead, outputRw;`
61
62			`ifdef timerAndCounter_peripheral
63			`reg entypeEn, tcAccRead, tcResetEn, tcPresetEn, tcLoadEn;`
64			`endif
65
66			`ifdef UART_peripheral
67			`reg uartRead, uartWrite;`
68			`endif
69	3	maheshpalv
70	5	maheshpalv	`ifdef SPI_peripheral
71			`reg sconEn, spiStatRead, spiBufRead, spiBufWrite, spiBufShift;`
72			`endif
73
74			reg [`cuStateLen-1:0] state;
75
76			`// control unit FSM states:`
77
78			parameter s = `cuStateLen'b0;
79			parameter sTc = `cuStateLen'b1;
80			parameter sBr = `cuStateLen'b10;
81			parameter sLd = `cuStateLen'b11;
82			parameter sSt = `cuStateLen'b100;
83			parameter sUart = `cuStateLen'b101;
84			parameter sSpi = `cuStateLen'b110;
85			parameter sAlu = `cuStateLen'b111;
86
87
88
89
90			`always @ (negedge clk)`
91			`begin`
92
93
94			`if (reset)`
95			`begin`
96			`state = s;`
97
98	6	maheshpalv	`branch = 0; accMuxSel = 0; accEn = 0; op2MuxSel = 0; aluEn = 0; aluOpcode = 0; bitRamEn = 0;`
99	5	maheshpalv	`bitRamRw = 1; byteRamEn = 0; byteRamRw = 1; inputRead = 0; outputRw = 1;`
100
101			`ifdef timeAndCounter_peripheral
102			`entypeEn = 0; tcAccRead = 0; tcResetEn = 0; tcPresetEn = 0; tcLoadEn = 0;`
103			`endif
104
105			`ifdef UART_peripheral
106			`uartRead = 0; uartWrite = 0;`
107			`endif
108
109			`ifdef SPI_peripheral
110			`sconEn = 0; spiStatRead = 0; spiBufRead = 0; spiBufWrite = 0; spiBufShift = 0;`
111			`endif
112			`end`
113
114			`else`
115			`begin`
116
117			`// execution unit control signals`
118
119			`case (state)`
120
121			`s : begin`
122
123	3	maheshpalv
124	5	maheshpalv	`case (instOpCode)`
125
126			`END : begin
127
128			`state = sBr;`
129
130			`branch = 1; // branch to some address . . .`
131			`accMuxSel = 0;`
132			`accEn = 0;`
133			`op2MuxSel = 0;`
134	6	maheshpalv	`aluEn = 0;`
135	5	maheshpalv	`aluOpcode = 0;`
136			`bitRamEn = 0;`
137			`bitRamRw = 1;`
138			`byteRamEn = 0;`
139			`byteRamRw = 1;`
140			`inputRead = 0;`
141			`outputRw = 1;`
142
143			`ifdef timeAndCounter_peripheral
144			`entypeEn = 0; tcAccRead = 0; tcResetEn = 0; tcPresetEn = 0; tcLoadEn = 0;`
145			`endif
146
147			`ifdef UART_peripheral
148			`uartRead = 0; uartWrite = 0;`
149			`endif
150
151			`ifdef SPI_peripheral
152			`sconEn = 0; spiStatRead = 0; spiBufRead = 0; spiBufWrite = 0;`
153			`spiBufShift = 0;`
154			`endif
155
156			`end // end case END`
157	3	maheshpalv
158
159	5	maheshpalv
160			`JMP : begin
161
162			`state = sBr;`
163
164	6	maheshpalv	`if (acc0)`
165			`branch = 1; // branch to some address . . .`
166			`else`
167			`branch = 0;`
168	5	maheshpalv	`accMuxSel = 0;`
169			`accEn = 0;`
170			`op2MuxSel = 0;`
171	6	maheshpalv	`aluEn = 0;`
172	5	maheshpalv	`aluOpcode = 0;`
173			`bitRamEn = 0;`
174			`bitRamRw = 1;`
175			`byteRamEn = 0;`
176			`byteRamRw = 1;`
177			`inputRead = 0;`
178			`outputRw = 1;`
179
180			`ifdef timeAndCounter_peripheral
181			`entypeEn = 0; tcAccRead = 0; tcResetEn = 0; tcPresetEn = 0; tcLoadEn = 0;`
182			`endif
183
184			`ifdef UART_peripheral
185			`uartRead = 0; uartWrite = 0;`
186			`endif
187
188			`ifdef SPI_peripheral
189			`sconEn = 0; spiStatRead = 0; spiBufRead = 0; spiBufWrite = 0; spiBufShift = 0;`
190			`endif
191
192			`end // end case JMP`
193
194
195
196			`Ld : begin
197			`// load thr. op2 MUX and alu.... enable acc in next cycle`
198	9	maheshpalv	`state = sAlu;`
199	5	maheshpalv
200			`branch = 0;`
201	9	maheshpalv	// accMuxSel = `accMuxSelAluOut;
202	5	maheshpalv	`accMuxSel = 0;`
203			`accEn = 0;`
204
205			`case (iomemCode)`
206			2'b00 : op2MuxSel = `op2MuxSelInput;
207			2'b01 : op2MuxSel = `op2MuxSelOutput;
208			2'b10 : op2MuxSel = `op2MuxSelBitRam;
209			2'b11 : op2MuxSel = `op2MuxSelByteRam;
210			default: op2MuxSel = `op2MuxSelInput;
211			`endcase`
212	7	maheshpalv	`aluEn = 1'b1;`
213	5	maheshpalv	aluOpcode = `LD_data;
214
215	7	maheshpalv	`bitRamEn = 1'b1;`
216			`bitRamRw = 1'b1;`
217			`byteRamEn = 1'b1;`
218			`byteRamRw = 1'b1;`
219			`inputRead = 1'b1;`
220			`outputRw = 1'b1;`
221	5	maheshpalv
222			`ifdef timeAndCounter_peripheral
223	7	maheshpalv	`entypeEn = 1'b0; tcAccRead = 1'b0; tcResetEn = 1'b0; tcPresetEn = 1'b0; tcLoadEn = 1'b0;`
224	5	maheshpalv	`endif
225
226			`ifdef UART_peripheral
227	7	maheshpalv	`uartRead = 1'b0; uartWrite = 1'b0;`
228	5	maheshpalv	`endif
229
230			`ifdef SPI_peripheral
231	7	maheshpalv	`sconEn = 1'b0; spiStatRead = 1'b0; spiBufRead = 1'b0; spiBufWrite = 1'b0; spiBufShift = 1'b0;`
232	5	maheshpalv	`endif
233
234			`end // end case Ld`
235
236
237
238
239			`Ldi : begin
240	9	maheshpalv	`state = sLd;`
241	5	maheshpalv
242	7	maheshpalv	`branch = 1'b0;`
243	5	maheshpalv	accMuxSel = `accMuxSelImmData; // select imm data thr mux
244	7	maheshpalv	`accEn = 1'b1; // acc enabled`
245			`op2MuxSel = 1'b0;`
246			`aluOpcode = 1'b0;`
247			`aluEn = 1'b0;`
248			`bitRamEn = 1'b0;`
249			`bitRamRw = 1'b1;`
250			`byteRamEn = 1'b0;`
251			`byteRamRw = 1'b1;`
252			`inputRead = 1'b0;`
253			`outputRw = 1'b1;`
254	5	maheshpalv
255			`ifdef timeAndCounter_peripheral
256	7	maheshpalv	`entypeEn = 1'b0; tcAccRead = 1'b0; tcResetEn = 1'b0; tcPresetEn = 1'b0; tcLoadEn = 1'b0;`
257	5	maheshpalv	`endif
258
259			`ifdef UART_peripheral
260	7	maheshpalv	`uartRead = 1'b0; uartWrite = 1'b0;`
261	5	maheshpalv	`endif
262
263			`ifdef SPI_peripheral
264	7	maheshpalv	`sconEn = 1'b0; spiStatRead = 1'b0; spiBufRead = 1'b0; spiBufWrite = 1'b0; spiBufShift = 1'b0;`
265	5	maheshpalv	`endif
266
267			`end // end case Ldi`
268
269
270
271			`ST : begin
272			`state = sSt;`
273
274	7	maheshpalv	`branch = 1'b0;`
275			`accMuxSel = 1'b0;`
276			`accEn = 1'b0;`
277			`op2MuxSel = 1'b0;`
278			`aluEn = 1'b0;`
279			`aluOpcode = 1'b0;`
280			`inputRead = 1'b0;`
281	5	maheshpalv
282			`case (iomemCode)`
283	9	maheshpalv	`2'b10 : begin bitRamRw = 1'b0; byteRamRw = 1'b1; outputRw = 1'b1; bitRamEn = 1'b1; byteRamEn = 1'b1; end`
284			`2'b11 : begin bitRamRw = 1'b1; byteRamRw = 1'b0; outputRw = 1'b1; bitRamEn = 1'b1; byteRamEn = 1'b1; end`
285			`2'b01 : begin bitRamRw = 1'b1; byteRamRw = 1'b1; outputRw = 1'b0; end`
286	7	maheshpalv	`default: begin bitRamRw = 1'b1; byteRamRw = 1'b1; outputRw = 1'b1; end`
287	5	maheshpalv	`endcase`
288
289			`ifdef timeAndCounter_peripheral
290	7	maheshpalv	`entypeEn = 1'b0; tcAccRead = 1'b0; tcResetEn = 1'b0; tcPresetEn = 1'b0; tcLoadEn = 1'b0;`
291	5	maheshpalv	`endif
292
293			`ifdef UART_peripheral
294	7	maheshpalv	`uartRead = 1'b0; uartWrite = 1'b0;`
295	5	maheshpalv	`endif
296
297			`ifdef SPI_peripheral
298	7	maheshpalv	`sconEn = 1'b0; spiStatRead = 1'b0; spiBufRead = 1'b0; spiBufWrite = 1'b0; spiBufShift = 1'b0;`
299	5	maheshpalv	`endif
300
301			`end`
302
303
304
305			`ADD : begin
306			`state = sAlu;`
307			aluOpcode = `ADD_alu;
308	7	maheshpalv	`aluEn = 1'b1;`
309			`branch = 1'b0; accMuxSel = 1'b0; accEn = 1'b0; op2MuxSel = 1'b0;`
310			`bitRamEn = 1'b0; bitRamRw = 1'b1; byteRamEn = 1'b0; byteRamRw = 1'b1; inputRead = 1'b0; outputRw = 1'b1;`
311	5	maheshpalv
312			`ifdef timeAndCounter_peripheral
313	7	maheshpalv	`entypeEn = 1'b0; tcAccRead = 1'b0; tcResetEn = 1'b0; tcPresetEn = 1'b0; tcLoadEn = 1'b0;`
314	5	maheshpalv	`endif
315
316			`ifdef UART_peripheral
317	7	maheshpalv	`uartRead = 1'b0; uartWrite = 1'b0;`
318	5	maheshpalv	`endif
319
320			`ifdef SPI_peripheral
321	7	maheshpalv	`sconEn = 1'b0; spiStatRead = 1'b0; spiBufRead = 1'b0; spiBufWrite = 1'b0; spiBufShift = 1'b0;`
322	5	maheshpalv	`endif
323
324			`end`
325
326
327			`SUB : begin
328			`state = sAlu;`
329			aluOpcode = `SUB_alu;
330	7	maheshpalv	`aluEn = 1'b1;`
331			`branch = 1'b0; accMuxSel = 1'b0; accEn = 1'b0; op2MuxSel = 1'b0;`
332			`bitRamEn = 1'b0; bitRamRw = 1'b1; byteRamEn = 1'b0; byteRamRw = 1'b1; inputRead = 1'b0; outputRw = 1'b1;`
333	5	maheshpalv
334			`ifdef timeAndCounter_peripheral
335	7	maheshpalv	`entypeEn = 1'b0; tcAccRead = 1'b0; tcResetEn = 1'b0; tcPresetEn = 1'b0; tcLoadEn = 1'b0;`
336	5	maheshpalv	`endif
337
338			`ifdef UART_peripheral
339	7	maheshpalv	`uartRead = 1'b0; uartWrite = 1'b0;`
340	5	maheshpalv	`endif
341
342			`ifdef SPI_peripheral
343	7	maheshpalv	`sconEn = 1'b0; spiStatRead = 1'b0; spiBufRead = 1'b0; spiBufWrite = 1'b0; spiBufShift = 1'b0;`
344	5	maheshpalv	`endif
345
346			`end`
347
348			`// MUL & DIV are not implemented`
349
350
351
352			`AND : begin
353			`state = sAlu;`
354			aluOpcode = `AND_alu;
355	7	maheshpalv	`aluEn = 1'b1;`
356			`branch = 1'b0; accMuxSel = 1'b0; accEn = 1'b0; op2MuxSel = 1'b0;`
357			`bitRamEn = 1'b0; bitRamRw = 1'b1; byteRamEn = 1'b0; byteRamRw = 1'b1; inputRead = 1'b0; outputRw = 1'b1;`
358	5	maheshpalv
359			`ifdef timeAndCounter_peripheral
360	7	maheshpalv	`entypeEn = 1'b0; tcAccRead = 1'b0; tcResetEn = 1'b0; tcPresetEn = 1'b0; tcLoadEn = 1'b0;`
361	5	maheshpalv	`endif
362
363			`ifdef UART_peripheral
364	7	maheshpalv	`uartRead = 1'b0; uartWrite = 1'b0;`
365	5	maheshpalv	`endif
366
367			`ifdef SPI_peripheral
368	7	maheshpalv	`sconEn = 1'b0; spiStatRead = 1'b0; spiBufRead = 1'b0; spiBufWrite = 1'b0; spiBufShift = 1'b0;`
369	5	maheshpalv	`endif
370
371			`end`
372
373
374
375			`OR : begin
376			`state = sAlu;`
377			aluOpcode = `OR_alu;
378	7	maheshpalv	`aluEn = 1'b1;`
379			`branch = 1'b0; accMuxSel = 1'b0; accEn = 1'b0; op2MuxSel = 1'b0;`
380			`bitRamEn = 1'b0; bitRamRw = 1'b1; byteRamEn = 1'b0; byteRamRw = 1'b1; inputRead = 1'b0; outputRw = 1'b1;`
381	5	maheshpalv
382			`ifdef timeAndCounter_peripheral
383	7	maheshpalv	`entypeEn = 1'b0; tcAccRead = 1'b0; tcResetEn = 1'b0; tcPresetEn = 1'b0; tcLoadEn = 1'b0;`
384	5	maheshpalv	`endif
385
386			`ifdef UART_peripheral
387	7	maheshpalv	`uartRead = 1'b0; uartWrite = 1'b0;`
388	5	maheshpalv	`endif
389
390			`ifdef SPI_peripheral
391	7	maheshpalv	`sconEn = 1'b0; spiStatRead = 1'b0; spiBufRead = 1'b0; spiBufWrite = 1'b0; spiBufShift = 1'b0;`
392	5	maheshpalv	`endif
393
394			`end`
395
396
397
398			`XOR : begin
399			`state = sAlu;`
400			aluOpcode = `XOR_alu;
401	7	maheshpalv	`aluEn = 1'b1;`
402			`branch = 1'b0; accMuxSel = 1'b0; accEn = 1'b0; op2MuxSel = 1'b0;`
403			`bitRamEn = 1'b0; bitRamRw = 1'b1; byteRamEn = 1'b0; byteRamRw = 1'b1; inputRead = 1'b0; outputRw = 1'b1;`
404	5	maheshpalv
405			`ifdef timeAndCounter_peripheral
406	7	maheshpalv	`entypeEn = 1'b0; tcAccRead = 1'b0; tcResetEn = 1'b0; tcPresetEn = 1'b0; tcLoadEn = 1'b0;`
407	5	maheshpalv	`endif
408
409			`ifdef UART_peripheral
410	7	maheshpalv	`uartRead = 1'b0; uartWrite = 1'b0;`
411	5	maheshpalv	`endif
412
413			`ifdef SPI_peripheral
414	7	maheshpalv	`sconEn = 1'b0; spiStatRead = 1'b0; spiBufRead = 1'b0; spiBufWrite = 1'b0; spiBufShift = 1'b0;`
415	5	maheshpalv	`endif
416
417			`end`
418
419
420
421			`GrT : begin
422			`state = sAlu;`
423			aluOpcode = `GT_alu;
424	7	maheshpalv	`aluEn = 1'b1;`
425			`branch = 1'b0; accMuxSel = 1'b0; accEn = 1'b0; op2MuxSel = 1'b0;`
426			`bitRamEn = 1'b0; bitRamRw = 1'b1; byteRamEn = 1'b0; byteRamRw = 1'b1; inputRead = 1'b0; outputRw = 1'b1;`
427	5	maheshpalv
428			`ifdef timeAndCounter_peripheral
429	7	maheshpalv	`entypeEn = 1'b0; tcAccRead = 1'b0; tcResetEn = 1'b0; tcPresetEn = 1'b0; tcLoadEn = 1'b0;`
430	5	maheshpalv	`endif
431
432			`ifdef UART_peripheral
433	7	maheshpalv	`uartRead = 1'b0; uartWrite = 1'b0;`
434	5	maheshpalv	`endif
435
436			`ifdef SPI_peripheral
437	7	maheshpalv	`sconEn = 1'b0; spiStatRead = 1'b0; spiBufRead = 1'b0; spiBufWrite = 1'b0; spiBufShift = 1'b0;`
438	5	maheshpalv	`endif
439
440			`end`
441
442
443
444
445
446			`GE : begin
447			`state = sAlu;`
448			aluOpcode = `GE_alu;
449	7	maheshpalv	`aluEn = 1'b1;`
450			`branch = 1'b0; accMuxSel = 1'b0; accEn = 1'b0; op2MuxSel = 1'b0;`
451			`bitRamEn = 1'b0; bitRamRw = 1'b1; byteRamEn = 1'b0; byteRamRw = 1'b1; inputRead = 1'b0; outputRw = 1'b1;`
452	5	maheshpalv
453			`ifdef timeAndCounter_peripheral
454	7	maheshpalv	`entypeEn = 1'b0; tcAccRead = 1'b0; tcResetEn = 1'b0; tcPresetEn = 1'b0; tcLoadEn = 1'b0;`
455	5	maheshpalv	`endif
456
457			`ifdef UART_peripheral
458	7	maheshpalv	`uartRead = 1'b0; uartWrite = 1'b0;`
459	5	maheshpalv	`endif
460
461			`ifdef SPI_peripheral
462	7	maheshpalv	`sconEn = 1'b0; spiStatRead = 1'b0; spiBufRead = 1'b0; spiBufWrite = 1'b0; spiBufShift = 1'b0;`
463	5	maheshpalv	`endif
464
465			`end`
466
467
468
469
470
471			`EQ : begin
472			`state = sAlu;`
473			aluOpcode = `EQ_alu;
474	7	maheshpalv	`aluEn = 1'b1;`
475			`branch = 1'b0; accMuxSel = 1'b0; accEn = 1'b0; op2MuxSel = 1'b0;`
476			`bitRamEn = 1'b0; bitRamRw = 1'b1; byteRamEn = 1'b0; byteRamRw = 1'b1; inputRead = 1'b0; outputRw = 1'b1;`
477	5	maheshpalv
478			`ifdef timeAndCounter_peripheral
479	7	maheshpalv	`entypeEn = 1'b0; tcAccRead = 1'b0; tcResetEn = 1'b0; tcPresetEn = 1'b0; tcLoadEn = 1'b0;`
480	5	maheshpalv	`endif
481
482			`ifdef UART_peripheral
483	7	maheshpalv	`uartRead = 1'b0; uartWrite = 1'b0;`
484	5	maheshpalv	`endif
485
486			`ifdef SPI_peripheral
487	7	maheshpalv	`sconEn = 1'b0; spiStatRead = 1'b0; spiBufRead = 1'b0; spiBufWrite = 1'b0; spiBufShift = 1'b0;`
488	5	maheshpalv	`endif
489
490			`end`
491
492
493
494
495
496			`LE : begin
497			`state = sAlu;`
498			aluOpcode = `LE_alu;
499	7	maheshpalv	`aluEn = 1'b1;`
500			`branch = 1'b0; accMuxSel = 1'b0; accEn = 1'b0; op2MuxSel = 1'b0;`

Browse

Tools

Subversion Repositories instruction_list_pipelined_processor_with_peripherals

[/] [instruction_list_pipelined_processor_with_peripherals/] [trunk/] [hdl/] [controlUnit.v] - Blame information for rev 9