OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [files.txt] - Blame information for rev 18

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ja_rd
Summary of the directories and files in this project.
2
 
3
 
4
./
5
================================================================================
6
./files.txt                 This file
7
./readme.txt                Quick start
8
 
9
 
10
 
11
./doc                       Documentation
12
================================================================================
13
ion_project.txt             Provisional documentation in plain ascii.
14
 
15
 
16
 
17
./src                       C and assembler sources for some tests and demos
18
================================================================================
19
readme.txt                  Short usage instructions for the code samples
20
bin2hdl.py                  Python script that builds vhdl tables from bin files
21
ion_noxram.lds              Load script for default bare system configuration
22
mips_mpu_template.vhdl      Template for mpu system used in hardware demo
23
mips_tb1_template.vhdl      Template for simulation test bench (main template)
24
mips_tb0_template.vhdl      Template for sim. test bench (single memory block)
25
 
26
./src/common                Source files common to all samples
27
--------------------------------------------------------------------------------
28
makefile                    Makefile included from all other makefiles
29
boot.s                      Startup code
30
plasma.h                    System definitions (lifted from Plasma project)
31
rtos.h                      More system definitions (lifted from Plasma project)
32
math.c                      Floating point & mul/div replacement functions
33
no_os.c                     Replacement for some common libc functions
34
 
35
./src/opcodes
36
--------------------------------------------------------------------------------
37
makefile                    Makefile
38
opcodes.s                   Opcode test source file
39
 
40
./src/hello                 Hello World sample
41
--------------------------------------------------------------------------------
42
makefile                    Makefile
43
hello.c                     Prints a welcome message on a terminal
44
 
45
 
46
 
47
./vhdl                      VHDL sources
48
================================================================================
49
mips_pkg.vhdl               Package with declarations common to all modules
50
mips_cpu.vhdl               Main CPU core module (excludes caches)
51
mips_shifter.vhdl           Barrel shifter module
52
mips_alu.vhdl               ALU module
53
 
54
./vhdl/tb                   VHDL source for simulation test bench
55
--------------------------------------------------------------------------------
56
txt_util.vhdl               Utility functions for string handling
57
mips_tb1.vhdl               Simulation test bench (see ./doc/ion_project.txt)
58
 
59
./vhdl/demo                 Source files for hardware demo on DE-1 board
60
--------------------------------------------------------------------------------
61
c2sb_demo.csv               Assignments file to be imported from Altera IDE
62
c2sb_demo.vhdl              Top level source of demo
63
mips_mpu.vhdl               Basic MPU system (see ./doc/ion.project.txt)
64
rx232_rx.vhdl               Barebones UART module for RX
65
rx232_tx.vhdl               Barebones UART module for TX
66
 
67
 
68
 
69
./sim                       Simulation scripts for Modelsim (tcl)
70
================================================================================
71
mips_tb1.do                 Runs test bench /vhdl/tb/mips_tb1.vhdl
72
mips_tb1_wave.do            Sub-script used to set-up Modelsim's wave window
73
 
74
 
75
 
76
./syn                       Simulation and synthesis runtime stuff
77
================================================================================
78
Simulation scripts are assumed to run from here (see ./sim/readme.txt).
79
Besides, here is where I put the synthesis stuff.
80
This directory is versioned but contents are not.
81
 
82
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.