OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [memtest/] [makefile] - Blame information for rev 65

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 50 ja_rd
# External memory test -- build simulation and execution VHDL modules
2
 
3
 
4
# Get common makefile stuff (toolchain & system config)
5
include ..\\common\\makefile
6
 
7
# We'll run the simulation for long enough to complete the test
8
SIM_LENGTH = 20000
9
# We'll give the program some more space than by defaut
10
CODE_BRAM_SIZE = 2048
11
# This XRAM size is used in simulation only
12
XRAM_SIZE = 1024
13
 
14
 
15
clean:
16
        -$(RM) *.o *.obj *.map *.lst *.hex *.exe *.axf *.code *.data
17
 
18
memtest:
19
        $(AS_MIPS) -o memtest.o memtest.s
20
        $(LD_MIPS) -Ttext 0 -eentry -Map memtest.map -s -N -o memtest.axf memtest.o
21
        -@$(DUMP_MIPS) -I elf32-big --disassemble memtest.axf > memtest.lst
22
# Dump code and data to separate binaries (data binary will be empty but TB2 needs it)
23
        $(COPY_MIPS) -I elf32-big -j .text -j .rodata -O binary memtest.axf memtest.code
24
        $(COPY_MIPS) -I elf32-big -j .sbss -j .data -j .bss -O binary memtest.axf memtest.data
25
 
26
 
27
 
28
# Create VHDL file for simulation test bench using TB2 template
29
memtest_sim: memtest
30
        $(TO_VHDL) --code memtest.code --data memtest.data \
31
                --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
32
                -s $(SIM_LENGTH) -v $(SRC_DIR)\\mips_tb2_template.vhdl \
33
                -o $(TB_DIR)\\mips_tb2.vhdl -e mips_tb2
34
 
35
 
36
# Create VHDL file for hardware demo
37
memtest_demo: memtest
38
        $(TO_VHDL) --code memtest.code --data memtest.data \
39
        --code_size $(CODE_BRAM_SIZE) --data_size $(XRAM_SIZE) \
40
        -v $(SRC_DIR)/mips_mpu1_template.vhdl \
41
        -o $(DEMO_DIR)/mips_mpu.vhdl -e mips_mpu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.