URL
https://opencores.org/ocsvn/ion/ion/trunk
[/] [ion/] [trunk/] [src/] [opcodes/] [makefile] - Blame information for rev 107
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
ja_rd |
|
2 |
|
|
# Get common makefile stuff (toolchain & system config)
|
3 |
|
|
include ../common/makefile
|
4 |
|
|
|
5 |
66 |
ja_rd |
# We'll run the simulation for long enough for the program to finish
|
6 |
90 |
ja_rd |
SIM_LENGTH = 10000
|
7 |
66 |
ja_rd |
|
8 |
|
|
# FPGA Block RAM parameters
|
9 |
|
|
BRAM_START = 0xbfc00000
|
10 |
|
|
CODE_BRAM_SIZE = 2048
|
11 |
|
|
# External RAM parameters (size in words)
|
12 |
|
|
XRAM_SIZE = 1024
|
13 |
|
|
XRAM_START = 0x00000000
|
14 |
2 |
ja_rd |
|
15 |
66 |
ja_rd |
LFLAGS = -Ttext $(BRAM_START) -Tdata $(XRAM_START) -eentry -I elf32-big
|
16 |
|
|
|
17 |
2 |
ja_rd |
clean:
|
18 |
|
|
-$(RM) -f *.o *.obj *.map *.lst *.hex \
|
19 |
|
|
*.exe *.axf *.code *.data *.bin
|
20 |
|
|
|
21 |
|
|
opcodes:
|
22 |
66 |
ja_rd |
$(AS_MIPS) -defsym XRAM_BASE=$(XRAM_START) -o opcodes.o opcodes.s
|
23 |
|
|
$(LD_MIPS) $(LFLAGS) -Map opcodes.map -s -N -o opcodes.axf opcodes.o
|
24 |
2 |
ja_rd |
-@$(DUMP_MIPS) -I elf32-big --disassemble opcodes.axf > opcodes.lst
|
25 |
34 |
ja_rd |
# Dump only text segment, no .rodata on this program
|
26 |
66 |
ja_rd |
# $(COPY_MIPS) -I elf32-big -j .text -O binary opcodes.axf opcodes.bin
|
27 |
34 |
ja_rd |
# Dump data segment to file; will be empty but the TB2 template needs it
|
28 |
66 |
ja_rd |
# $(COPY_MIPS) -I elf32-big -j .data -O binary opcodes.axf opcodes.data
|
29 |
|
|
$(COPY_MIPS) -I elf32-big -O binary opcodes.axf opcodes.bin
|
30 |
|
|
$(COPY_MIPS) -I elf32-big -j.data -j.bss -O binary opcodes.axf opcodes.data
|
31 |
|
|
|
32 |
2 |
ja_rd |
|
33 |
|
|
|
34 |
66 |
ja_rd |
# Create VHDL file for simulation test bench from TB2 template
|
35 |
2 |
ja_rd |
opcodes_sim: opcodes
|
36 |
90 |
ja_rd |
$(TO_VHDL) --code opcodes.bin --data opcodes.data --log_trigger=0xbfc00000 \
|
37 |
34 |
ja_rd |
--code_size $(CODE_BRAM_SIZE) --data_size $(DATA_BRAM_SIZE) \
|
38 |
|
|
-s $(SIM_LENGTH) -v $(SRC_DIR)\\mips_tb2_template.vhdl \
|
39 |
|
|
-o $(TB_DIR)\\mips_tb2.vhdl -e mips_tb2
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.