OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [opcodes/] [makefile] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ja_rd
 
2
# Get common makefile stuff (toolchain & system config)
3
include ../common/makefile
4
 
5 24 ja_rd
# We'll run the simulation for 2000 clock cycles
6
SIM_LENGTH = 2000
7 2 ja_rd
 
8
clean:
9
        -$(RM) -f *.o *.obj *.map *.lst *.hex \
10
        *.exe *.axf *.code *.data *.bin
11
 
12
opcodes:
13
        $(AS_MIPS) -o opcodes.o opcodes.s
14
        $(LD_MIPS) -Ttext 0 -eentry -Map opcodes.map -s -N -o opcodes.axf opcodes.o
15
        -@$(DUMP_MIPS) -I elf32-big --disassemble opcodes.axf > opcodes.lst
16
        @# Dump only text segment, no .rodata on this program
17
        $(COPY_MIPS) -I elf32-big -j .text -O binary opcodes.axf opcodes.bin
18
 
19
 
20
# Create VHDL file for simulation test bench
21
opcodes_sim: opcodes
22
        $(TO_VHDL) $(VHDL_FLAGS) --code opcodes.bin \
23 24 ja_rd
                -s $(SIM_LENGTH) -v $(SRC_DIR)\\mips_tb0_template.vhdl \
24
                -o $(TB_DIR)\\mips_tb1.vhdl -e mips_tb1
25 2 ja_rd
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.