OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [src/] [opcodes/] [readme.txt] - Blame information for rev 184

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ja_rd
This is a basic opcode test bench which tries all supported opcodes. See the
2
source comments. This code has been lifted whole from the Plasma project.
3
 
4
Build the program with:
5
 
6
make opcodes
7
or
8
make opcodes_sim
9
 
10
Read ../readme.txt for some warnings on the makefile configuration.
11
 
12
 
13 66 ja_rd
It will build a vhdl test bench at /vhdl/tb/mips_tb2.vhdl (overwriting) that you
14
can try on your VHDL simulator with script sim_tb2.do. The provided script and
15
the VHDL code have some dependence on Modelsim, see project readme file.
16 2 ja_rd
 
17
 
18 66 ja_rd
The makefile will too bouild some bionaries that you can run in the software
19
simulator:
20 4 ja_rd
 
21 66 ja_rd
    slite --bram=opcodes.bin --xram=opcodes.data
22
 
23
 
24 34 ja_rd
This code can't be used on real hardware (i/o is far too simple).
25 4 ja_rd
 
26
WARNING: the gnu assembler expands DIV* instructions, inserting code that
27
handles division by zero. Bear that in mind when reading the listing file.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.