OpenCores
URL https://opencores.org/ocsvn/klc32/klc32/trunk

Subversion Repositories klc32

[/] [klc32/] [trunk/] [rtl/] [verilog/] [IFETCH.v] - Blame information for rev 6

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 robfinch
// ============================================================================
2
// (C) 2011 Robert Finch
3
// All Rights Reserved.
4
// robfinch<remove>@opencores.org
5
//
6
// KLC32 - 32 bit CPU
7
// IFETCH.v - fetch instructions
8
//
9
// This source file is free software: you can redistribute it and/or modify 
10
// it under the terms of the GNU Lesser General Public License as published 
11
// by the Free Software Foundation, either version 3 of the License, or     
12
// (at your option) any later version.                                      
13
//                                                                          
14
// This source file is distributed in the hope that it will be useful,      
15
// but WITHOUT ANY WARRANTY; without even the implied warranty of           
16
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            
17
// GNU General Public License for more details.                             
18
//                                                                          
19
// You should have received a copy of the GNU General Public License        
20
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
21
//                                                                          
22
// ============================================================================
23
//
24
IFETCH:
25
        if (!cyc_o) begin
26
                if (halt_i) begin
27
                        // empty - do nothing until non-halted
28
                end
29
                else if (nmi_edge) begin
30
                        sr1 <= sr;
31
                        im <= ipl_i;
32
                        tf <= 1'b0;
33
                        sf <= 1'b1;
34
                        iplr <= 3'd7;
35
                        nmi_edge <= 1'b0;
36
                        state <= INTA;
37
                end
38
                else if (ipl_i > im) begin
39
                        sr1 <= sr;
40
                        im <= ipl_i;
41
                        tf <= 1'b0;
42
                        sf <= 1'b1;
43
                        iplr <= ipl_i;
44
                        state <= INTA;
45
                end
46
                else if (tf) begin
47
                        sr1 <= sr;
48
                        tf <= 1'b0;
49
                        sf <= 1'b1;
50
                        vector <= `TRACE_VECTOR;
51
                        state <= TRAP;
52
                end
53
                else begin
54
                        fc_o <= {sf,2'b10};
55
                        cyc_o <= 1'b1;
56
                        stb_o <= 1'b1;
57
                        sel_o <= 4'b1111;
58
                        adr_o <= pc;
59
                end
60
        end
61
        else if (ack_i) begin
62
                cyc_o <= 1'b0;
63
                stb_o <= 1'b0;
64
                pc <= pc + 32'd4;
65
                ir <= dat_i;
66
                Rn <= dat_i[25:21];
67
                state <= REGFETCHA;
68
        end
69
        else if (err_i) begin
70
                cyc_o <= 1'b0;
71
                stb_o <= 1'b0;
72
                sel_o <= 4'b0000;
73
                vector <= `BUS_ERR_VECTOR;
74
                state <= TRAP;
75
        end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.