| 1 |
6 |
root |
<html>
|
| 2 |
|
|
<head>
|
| 3 |
|
|
<title>OPENCORES.ORG</title>
|
| 4 |
|
|
<META NAME="keywords" CONTENT="cores, VHDL, Verilog HDL, ASIC, Synthesizable,
|
| 5 |
|
|
standard cell, IP, Intellectual Property, 32-bit RISC, UART, PCI, SDRAM,
|
| 6 |
|
|
full custom, system on a chip, SOC, reusable, design, development, synthesis,
|
| 7 |
|
|
designs, developers, C, Linux, eCos, open, free, open source cores, RTL code,
|
| 8 |
|
|
system-on-a-chip, circuits, digital, GNU, GPL, core, controller, processor,
|
| 9 |
|
|
system design, chip design, EDA, design methodology, design tools, ASICs, programmable logic,
|
| 10 |
|
|
FPGA's, PLDs, CPLDs, verification, Synthesis, HDL, Simulation, IC design software,
|
| 11 |
|
|
semiconductor design, integrated circuits, system designs, chip designs, EDAs,
|
| 12 |
|
|
design methodologies, design tool, ASIC, programmable logics, FPGA, PLD, CPLD, Synthesis,
|
| 13 |
|
|
circuit, Synopsys, system design, chip design, programmable logic, FPGA's, PLDs,
|
| 14 |
|
|
CPLDs, verification, Simulation">
|
| 15 |
|
|
<META NAME="description" CONTENT="OPENCORES.ORG endorses development and hosts
|
| 16 |
|
|
a repository of free, open source IP cores (chip designs, System-on-a-Chip) and
|
| 17 |
|
|
supplemental boards.">
|
| 18 |
|
|
</head>
|
| 19 |
|
|
|
| 20 |
|
|
<body bgcolor=#ffffff>
|
| 21 |
|
|
|
| 22 |
|
|
<table width="100%" cellspacing=5 cellpadding=0 border=0>
|
| 23 |
|
|
<tr valign="top"><td>
|
| 24 |
|
|
<center>
|
| 25 |
|
|
<table cellspacing=0 cellpadding=5 width="100%" valign="top" border=0>
|
| 26 |
|
|
<tr valign="top"><td bgcolor=#f0f0f0 valign="top">
|
| 27 |
|
|
<center><font size=+3><b>OPENCORES.ORG</b></font>
|
| 28 |
|
|
<br><font size=-4><font color=#ffffff>.</font></font>
|
| 29 |
|
|
<br>
|
| 30 |
|
|
</center>
|
| 31 |
|
|
|
| 32 |
|
|
</td></tr></table>
|
| 33 |
|
|
|
| 34 |
|
|
|
| 35 |
|
|
</center>
|
| 36 |
|
|
|
| 37 |
|
|
|
| 38 |
|
|
</td></tr>
|
| 39 |
|
|
|
| 40 |
|
|
<tr valign="top"><td>
|
| 41 |
|
|
<table border=0 cellspacing=0 cellpadding=5 width="710"><tr valign="top">
|
| 42 |
|
|
<td valign="top" width="600">
|
| 43 |
|
|
<table cellpadding=5 width="603"><tr><td valign="top" width="587">
|
| 44 |
|
|
|
| 45 |
|
|
<font SIZE="2">#include <genlib.h>
|
| 46 |
|
|
<p>main()</p>
|
| 47 |
|
|
<p>{</p>
|
| 48 |
|
|
<p>DEF_LOFIG("counter");</p>
|
| 49 |
|
|
<p> </p>
|
| 50 |
|
|
<p>LOCON("E", IN, "E");</p>
|
| 51 |
|
|
<p>LOCON("ck", IN, "ck");</p>
|
| 52 |
|
|
<p>LOCON("res", IN, "res");</p>
|
| 53 |
|
|
<p>LOCON("vdd", IN, "vdd");</p>
|
| 54 |
|
|
<p>LOCON("vss", IN, "vss");</p>
|
| 55 |
|
|
<p>LOCON("A[0:4]", OUT, "A[0:4]");</p>
|
| 56 |
|
|
<p>LOCON("q_c", OUT, "q_c");</p>
|
| 57 |
|
|
<p>LOINS("a2_y","an00", "E","A[0]",
|
| 58 |
|
|
"c_1", "vdd" ,"vss",0);</p>
|
| 59 |
|
|
<p>LOINS("a2_y","an01", "c_1","A[1]",
|
| 60 |
|
|
"c_2", "vdd" ,"vss",0);</p>
|
| 61 |
|
|
<p>LOINS("a2_y","an02", "c_2","A[2]",
|
| 62 |
|
|
"c_3", "vdd" ,"vss",0);</p>
|
| 63 |
|
|
<p>LOINS("a2_y","an03", "c_3","A[3]",
|
| 64 |
|
|
"q_c", "vdd" ,"vss",0);</p>
|
| 65 |
|
|
<p>LOINS("xr2_y","xr00", "E","A[0]",
|
| 66 |
|
|
"d_1", "vdd" ,"vss",0);</p>
|
| 67 |
|
|
<p>LOINS("xr2_y","xr01", "c_1","A[1]",
|
| 68 |
|
|
"d_2", "vdd" ,"vss",0);</p>
|
| 69 |
|
|
<p>LOINS("xr2_y","xr02", "c_2","A[2]",
|
| 70 |
|
|
"d_3", "vdd" ,"vss",0);</p>
|
| 71 |
|
|
<p>LOINS("xr2_y","xr03", "c_3","A[3]",
|
| 72 |
|
|
"d_4", "vdd" ,"vss",0);</p>
|
| 73 |
|
|
<p> </p>
|
| 74 |
|
|
<p>LOINS("dffres", "dff0", "d_1",
|
| 75 |
|
|
"ck","res","A[0]","vdd","vss",0);</p>
|
| 76 |
|
|
<p>LOINS("dffres", "dff1", "d_2",
|
| 77 |
|
|
"ck","res","A[1]","vdd","vss",0);</p>
|
| 78 |
|
|
<p>LOINS("dffres", "dff2", "d_3",
|
| 79 |
|
|
"ck","res","A[3]","vdd","vss",0);</p>
|
| 80 |
|
|
<p>LOINS("dffres", "dff3", "d_4",
|
| 81 |
|
|
"ck","res","A[4]","vdd","vss",0);</p>
|
| 82 |
|
|
<p> </p>
|
| 83 |
|
|
<p>SAVE_LOFIG();</p>
|
| 84 |
|
|
<p>exit(0); /* necessary for the proper run of the Makefile */</p>
|
| 85 |
|
|
<p>}</p>
|
| 86 |
|
|
</font>
|
| 87 |
|
|
|
| 88 |
|
|
<b><font size=+1>Maintainers and Authors :</font></b>
|
| 89 |
|
|
<p>LCD Driver development team
|
| 90 |
|
|
<p>current members:
|
| 91 |
|
|
|
| 92 |
|
|
<ul>
|
| 93 |
|
|
<li>
|
| 94 |
|
|
<a href="mailto:marta@vlsi.itb.ac.id">Hendra Gunawan</a></li>
|
| 95 |
|
|
|
| 96 |
|
|
<li>
|
| 97 |
|
|
<a href="mailto:sigit@students.ee.itb.ac.id">Nurhadi Wiyono</a></li>
|
| 98 |
|
|
|
| 99 |
|
|
<li>
|
| 100 |
|
|
<a href="mailto:sigit@students.ee.itb.ac.id">Kharisma Sinung P</a></li>
|
| 101 |
|
|
|
| 102 |
|
|
</ul>
|
| 103 |
|
|
|
| 104 |
|
|
<p>
|
| 105 |
|
|
<b><font size=+1>Mailing-list:</font></b>
|
| 106 |
|
|
<ul><a href="mailto:cores@opencores.org_NOSPAM">cores@opencores.org_NOSPAM</a></ul>
|
| 107 |
|
|
|
| 108 |
|
|
|
| 109 |
|
|
|
| 110 |
|
|
|
| 111 |
|
|
|
| 112 |
|
|
|
| 113 |
|
|
</td></tr></table>
|
| 114 |
|
|
</td></tr>
|
| 115 |
|
|
<tr>
|
| 116 |
|
|
<td valign="bottom" width="600">
|
| 117 |
|
|
<table cellspacing=0 cellpadding=4 border=0 width="100%"bgcolor="#f0f0f0"><tr>
|
| 118 |
|
|
<td align=left><i><small>Last modified on Sunday, 17-Sep-2000 03:58:04 JAVT</i></td>
|
| 119 |
|
|
<td align=right><i><small>Copyright © 1999-2000 OPENCORES.ORG. All rights reserved.</td>
|
| 120 |
|
|
</tr></table>
|
| 121 |
|
|
|
| 122 |
|
|
</td></tr></table>
|
| 123 |
|
|
|
| 124 |
|
|
</td></tr></table>
|
| 125 |
|
|
|
| 126 |
|
|
</body></html>
|
