1 |
3 |
martin |
# -------------------------------------------------------------------------- #
|
2 |
|
|
#
|
3 |
|
|
# Copyright (C) 1991-2010 Altera Corporation
|
4 |
|
|
# Your use of Altera Corporation's design tools, logic functions
|
5 |
|
|
# and other software and tools, and its AMPP partner logic
|
6 |
|
|
# functions, and any output files from any of the foregoing
|
7 |
|
|
# (including device programming or simulation files), and any
|
8 |
|
|
# associated documentation or information are expressly subject
|
9 |
|
|
# to the terms and conditions of the Altera Program License
|
10 |
|
|
# Subscription Agreement, Altera MegaCore Function License
|
11 |
|
|
# Agreement, or other applicable license agreement, including,
|
12 |
|
|
# without limitation, that your use is for the sole purpose of
|
13 |
|
|
# programming logic devices manufactured by Altera and sold by
|
14 |
|
|
# Altera or its authorized distributors. Please refer to the
|
15 |
|
|
# applicable agreement for further details.
|
16 |
|
|
#
|
17 |
|
|
# -------------------------------------------------------------------------- #
|
18 |
|
|
#
|
19 |
|
|
# Quartus II
|
20 |
|
|
# Version 10.1 Build 153 11/29/2010 SJ Web Edition
|
21 |
|
|
# Date created = 16:33:34 February 20, 2011
|
22 |
|
|
#
|
23 |
|
|
# -------------------------------------------------------------------------- #
|
24 |
|
|
#
|
25 |
|
|
# Notes:
|
26 |
|
|
#
|
27 |
|
|
# 1) The default values for assignments are stored in the file:
|
28 |
|
|
# leros_assignment_defaults.qdf
|
29 |
|
|
# If this file doesn't exist, see file:
|
30 |
|
|
# assignment_defaults.qdf
|
31 |
|
|
#
|
32 |
|
|
# 2) Altera recommends that you do not modify this file. This
|
33 |
|
|
# file is updated automatically by the Quartus II software
|
34 |
|
|
# and any changes you make may be lost or overwritten.
|
35 |
|
|
#
|
36 |
|
|
# -------------------------------------------------------------------------- #
|
37 |
|
|
|
38 |
|
|
|
39 |
|
|
set_global_assignment -name FAMILY Cyclone
|
40 |
|
|
set_global_assignment -name DEVICE AUTO
|
41 |
|
|
set_global_assignment -name TOP_LEVEL_ENTITY leros_top
|
42 |
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 10.1
|
43 |
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:33:34 FEBRUARY 20, 2011"
|
44 |
|
|
set_global_assignment -name LAST_QUARTUS_VERSION 10.1
|
45 |
|
|
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE FASTEST
|
46 |
|
|
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
|
47 |
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
|
48 |
|
|
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
|
49 |
|
|
|
50 |
|
|
# Pin & Location Assignments
|
51 |
|
|
# ==========================
|
52 |
|
|
|
53 |
|
|
|
54 |
|
|
|
55 |
|
|
|
56 |
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
57 |
|
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
58 |
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
59 |
|
|
set_global_assignment -name CYCLONE_CONFIGURATION_SCHEME "PASSIVE SERIAL"
|
60 |
|
|
set_global_assignment -name GENERATE_RBF_FILE ON
|
61 |
|
|
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
62 |
|
|
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVCMOS"
|
63 |
|
|
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
|
64 |
|
|
|
65 |
|
|
set_global_assignment -name VHDL_FILE ../../vhdl/altera/cyc_pll.vhd
|
66 |
|
|
set_global_assignment -name VHDL_FILE ../../vhdl/core/leros_types.vhd
|
67 |
|
|
set_global_assignment -name VHDL_FILE ../../vhdl/generated/leros_rom.vhd
|
68 |
|
|
set_global_assignment -name VHDL_FILE ../../vhdl/core/leros_im.vhd
|
69 |
|
|
set_global_assignment -name VHDL_FILE ../../vhdl/core/leros_decode.vhd
|
70 |
|
|
set_global_assignment -name VHDL_FILE ../../vhdl/core/leros_fedec.vhd
|
71 |
|
|
set_global_assignment -name VHDL_FILE ../../vhdl/core/leros_ex.vhd
|
72 |
|
|
set_global_assignment -name VHDL_FILE ../../vhdl/core/leros.vhd
|
73 |
|
|
set_global_assignment -name VHDL_FILE ../../vhdl/simpcon/sc_pack.vhd
|
74 |
|
|
set_global_assignment -name VHDL_FILE ../../vhdl/simpcon/fifo.vhd
|
75 |
|
|
set_global_assignment -name VHDL_FILE ../../vhdl/simpcon/sc_uart.vhd
|
76 |
|
|
set_global_assignment -name VHDL_FILE ../../vhdl/top/leroscyc12.vhd
|
77 |
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|