1 |
2 |
lal87 |
----------------------------------------------------------------------------
|
2 |
|
|
---- Create Date: 20:14:07 07/28/2010 ----
|
3 |
|
|
---- Design Name: lfsr_tb ----
|
4 |
|
|
---- Project Name: lfsr_randgen ----
|
5 |
|
|
---- Description: ----
|
6 |
|
|
---- A testbench code for the lfsr.vhd code ----
|
7 |
|
|
---- ----
|
8 |
|
|
----------------------------------------------------------------------------
|
9 |
|
|
---- ----
|
10 |
|
|
---- This file is a part of the lfsr_randgen project at ----
|
11 |
|
|
---- http://www.opencores.org/ ----
|
12 |
|
|
---- ----
|
13 |
|
|
---- Author(s): ----
|
14 |
|
|
---- Vipin Lal, lalnitt@gmail.com ----
|
15 |
|
|
---- ----
|
16 |
|
|
----------------------------------------------------------------------------
|
17 |
|
|
---- ----
|
18 |
|
|
---- Copyright (C) 2010 Authors and OPENCORES.ORG ----
|
19 |
|
|
---- ----
|
20 |
|
|
---- This source file may be used and distributed without ----
|
21 |
|
|
---- restriction provided that this copyright statement is not ----
|
22 |
|
|
---- removed from the file and that any derivative work contains ----
|
23 |
|
|
---- the original copyright notice and the associated disclaimer. ----
|
24 |
|
|
---- ----
|
25 |
|
|
---- This source file is free software; you can redistribute it ----
|
26 |
|
|
---- and/or modify it under the terms of the GNU Lesser General ----
|
27 |
|
|
---- Public License as published by the Free Software Foundation; ----
|
28 |
|
|
---- either version 2.1 of the License, or (at your option) any ----
|
29 |
|
|
---- later version. ----
|
30 |
|
|
---- ----
|
31 |
|
|
---- This source is distributed in the hope that it will be ----
|
32 |
|
|
---- useful, but WITHOUT ANY WARRANTY; without even the implied ----
|
33 |
|
|
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ----
|
34 |
|
|
---- PURPOSE. See the GNU Lesser General Public License for more ----
|
35 |
|
|
---- details. ----
|
36 |
|
|
---- ----
|
37 |
|
|
---- You should have received a copy of the GNU Lesser General ----
|
38 |
|
|
---- Public License along with this source; if not, download it ----
|
39 |
|
|
---- from http://www.opencores.org/lgpl.shtml ----
|
40 |
|
|
---- ----
|
41 |
|
|
----------------------------------------------------------------------------
|
42 |
|
|
library ieee;
|
43 |
|
|
use ieee.std_logic_1164.all;
|
44 |
|
|
|
45 |
|
|
entity lfsr_tb is
|
46 |
|
|
end lfsr_tb;
|
47 |
|
|
|
48 |
|
|
architecture behavior of lfsr_tb is
|
49 |
|
|
|
50 |
4 |
lal87 |
constant width : integer :=8; --change the width value here for a different regsiter width.
|
51 |
|
|
signal clk,set_seed : std_logic := '0';
|
52 |
2 |
lal87 |
signal seed : std_logic_vector(width-1 downto 0) := (0 => '1',others => '0');
|
53 |
|
|
signal rand_out : std_logic_vector(width-1 downto 0);
|
54 |
|
|
-- clock period definitions
|
55 |
|
|
constant clk_period : time := 1 ns;
|
56 |
|
|
|
57 |
|
|
begin
|
58 |
|
|
|
59 |
|
|
-- entity instantiation for the lfsr component.
|
60 |
4 |
lal87 |
uut: entity work.lfsr generic map (width => width) --change the width value here for a different regsiter width.
|
61 |
2 |
lal87 |
PORT MAP (
|
62 |
|
|
clk => clk,
|
63 |
|
|
set_seed => set_seed,
|
64 |
|
|
seed => seed,
|
65 |
|
|
rand_out => rand_out
|
66 |
|
|
);
|
67 |
|
|
|
68 |
|
|
-- Clock process definitions
|
69 |
|
|
clk_process :process
|
70 |
|
|
begin
|
71 |
|
|
clk <= '0';
|
72 |
|
|
wait for clk_period/2;
|
73 |
|
|
clk <= '1';
|
74 |
|
|
wait for clk_period/2;
|
75 |
|
|
end process;
|
76 |
|
|
|
77 |
|
|
-- Applying stimulation inputs.
|
78 |
|
|
stim_proc: process
|
79 |
|
|
begin
|
80 |
|
|
wait for 10 ns;
|
81 |
|
|
set_seed <= '1';
|
82 |
|
|
wait for 1 ns;
|
83 |
|
|
set_seed <= '0';
|
84 |
|
|
wait for 20 ns;
|
85 |
|
|
wait;
|
86 |
|
|
end process;
|
87 |
|
|
|
88 |
|
|
END;
|