OpenCores
URL https://opencores.org/ocsvn/light52/light52/trunk

Subversion Repositories light52

[/] [light52/] [trunk/] [sim/] [light52_tb.do] - Blame information for rev 22

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ja_rd
# Run main test bench: opcode test assembled for 'default' CPU -- the CPU with
2
# BCD instructions NOT implemented.
3
 
4
# assumed to run from //sim
5
vlib work
6
 
7
vcom -reportprogress 300 -work work ../vhdl/light52_pkg.vhdl
8
vcom -reportprogress 300 -work work ../vhdl/light52_ucode_pkg.vhdl
9
# Use object code package from 'default' opcode tester.
10
vcom -reportprogress 300 -work work ../test/cpu_test/obj_code_pkg.vhdl
11
vcom -reportprogress 300 -work work ../vhdl/light52_muldiv.vhdl
12
vcom -reportprogress 300 -work work ../vhdl/light52_alu.vhdl
13
vcom -reportprogress 300 -work work ../vhdl/light52_cpu.vhdl
14
vcom -reportprogress 300 -work work ../vhdl/light52_timer.vhdl
15
vcom -reportprogress 300 -work work ../vhdl/light52_uart.vhdl
16
vcom -reportprogress 300 -work work ../vhdl/light52_mcu.vhdl
17
 
18
vcom -reportprogress 300 -work work ../vhdl/tb/txt_util.vhdl
19
vcom -reportprogress 300 -work work ../vhdl/tb/light52_tb_pkg.vhdl
20
vcom -reportprogress 300 -work work ../vhdl/tb/light52_tb.vhdl
21
 
22
# Simulate default system: all generics have default values.
23
vsim -t ps -gBCD=false work.light52_tb(testbench)
24
 
25
do ./light52_tb_wave.do
26
set PrefMain(font) {Courier 9 roman normal}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.