OpenCores
URL https://opencores.org/ocsvn/light52/light52/trunk

Subversion Repositories light52

[/] [light52/] [trunk/] [test/] [dhrystone/] [makefile] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 ja_rd
#-- Target 'all' will build an object code VHDL package ready for synthesis ----
2
 
3
#-- Project configuration ------------------------------------------------------
4
 
5
# Directories
6
BINDIR = bin
7
OBJDIR = obj
8
SRCDIR = src
9
BRPATH = ../../tools/build_rom
10
VHDL_TB_PATH = .
11
COMDIR = ../common
12
 
13
# The parameters we set here will end in the object code VHDL package and will
14
# be passed to the MCU core as generics.
15
 
16
PROJ_NAME = Dhrystone
17
# XROM size in bytes.
18
XCODE_SIZE = 12288
19
# XRAM size in bytes.
20
XDATA_SIZE = 2048
21
 
22
 
23
# Source files
24
SRC :=  $(SRCDIR)/dhry21a.c $(SRCDIR)/dhry21b.c \
25
        $(SRCDIR)/estubs.c $(SRCDIR)/timers_b.c \
26
        $(COMDIR)/soc.c
27
# Final executable HEX file
28
BIN :=  dhry.ihx
29
 
30
# Toolchain flags
31
# Note we ignore many of the warnings triggered by dhrystone
32
LFLAGS = -o $(OBJDIR)/ --model-large --code-size $(XCODE_SIZE) --xram-size $(XDATA_SIZE)
33
CFLAGS = -o $(OBJDIR)/ -D__LIGHT52__=1 -DNOSTRUCTASSIGN=1 --model-large \
34
         --disable-warning 85 --disable-warning 84 --disable-warning 93
35
 
36
 
37
# Include the main makefile body with all the rules.
38
include ../include/common.mk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.