OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] [light8080/] [trunk/] [readme.txt] - Blame information for rev 76

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ja_rd
 
2 29 ja_rd
The test programs have been assembled with TASM (Telemark Cross Assembler),
3
a free assembler available for DOS and Linux.
4 15 ja_rd
 
5 75 ja_rd
A few test benches and demos are included in the /sw directory. All of them
6
assume you have installed the TASM assembler and include a build BAT script, so
7
they should be easy to
8
 
9 47 ja_rd
A few Modelsim simulation scripts are included to assist in running the test
10 75 ja_rd
benches with that simulator. They are in the /sim directory.
11
The scripts expect that Modelsim's current directory is the /sim directory.
12 47 ja_rd
(you can change the working directory with 'File'->'change directory').
13 2 ja_rd
 
14 75 ja_rd
By examining the build scripts and the modelsim scripts it should be easy to
15
identify what parts of the
16 47 ja_rd
 
17
 
18 75 ja_rd
Most relevant files
19
===================
20 2 ja_rd
 
21
vhdl\light8080.vhdl                     Core source (single file)
22
 
23 75 ja_rd
vhdl\test\light8080_tb.vhdl             Test bench entity (without object code)
24 2 ja_rd
 
25 56 ja_rd
vhdl\demo\cs2b_4kbasic_cpu.vhdl         altair 4K Basic demo on DE-1 board
26
vhdl\demo\cs2b_4kbasic_rom.vhdl         ROM/RAM for 4K Basic demo
27 2 ja_rd
vhdl\demo\rs232_tx.vhdl                 Serial tx code for demo
28
vhdl\demo\rs232_rx.vhdl                 Serial rx code for demo
29 56 ja_rd
vhdl\demo\c2sb_4kbasic.csv              Pin assignment file for Quartus II
30 2 ja_rd
 
31 75 ja_rd
verilog\rtl\                            Verilog files of CPU and SOC
32
verilog\bench\                          Verilog light8080 SOC testbench
33
verilog\sim\icarus                      Verilog simulation files for Icarus
34
verilog\syn\altera_c2                   Altera Quartus project file (Cyclone II)
35
verilog\syn\xilinx_s3                   Xilinx ISE project file (Spartan 3)
36
 
37 2 ja_rd
util\uasm.pl                            Microcode assembler
38
util\microrom.bat                       Sample DOS bat file for assembler
39
 
40
ucode\light8080.m80                     Microcode source file
41
 
42 75 ja_rd
sim\sim_tb0.do                                  Modelsim script for test bench 0
43
sim\sim_tb1.do                                  Modelsim script for test bench 1
44 2 ja_rd
 
45 15 ja_rd
doc\designNotes.tex                     Core documentation in LaTeX format
46 2 ja_rd
doc\designNotes.pdf                     Core documentation in PDF format
47 75 ja_rd
doc\Light8080 Core Specifications.odf   Specs doc for the VHDL/Verilog core
48 2 ja_rd
 
49 65 motilito
 
50 75 ja_rd
sw\tb\tb0.asm                           Test bench 0 source
51
sw\tb\tb1.asm                           Test bench 1 source
52
sw\tb\soc_tb.vhdl                                               Test bench for VHDL SoC
53
sw\demo\hello.asm                                               'Hello World' for VHDL SoC on DE-1 board
54
sw\demo\c2sb                                                    VHDL top entity for DE-1 board demos
55 65 motilito
 
56
c\                                      Hello World Small-C light8080 SOC sample
57
 
58 75 ja_rd
tools\readme.txt                                                Brief description of all the tools.
59
tools\c80\                              C80 compiler and AS80 assembler tools
60
                                                                                used to compile the C example program.
61
                                                                                Compiled with TCC (Tiny C Compiler).
62
tools\ihex2vlog\                        Intel HEX to Verilog tool used to
63
                                                                                generate the Verilog program & RAM
64
                                                                                memory file used by the verilog SOC.
65
                                        Compiled with TCC (Tiny C Compiler).
66
tools\obj2hdl                                                   HEX to VHDL conversion tool.
67
tools\hexconv                                                   Deprecated HEX to VHDL conversion tool.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.