| 1 |
65 |
motilito |
<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
|
| 2 |
|
|
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
|
| 3 |
|
|
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
| 4 |
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
|
| 5 |
|
|
<TD ALIGN=CENTER COLSPAN='4'><B>xilinx_s3 Project Status (02/21/2012 - 11:58:43)</B></TD></TR>
|
| 6 |
|
|
<TR ALIGN=LEFT>
|
| 7 |
|
|
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
|
| 8 |
|
|
<TD>xilinx_s3.ise</TD>
|
| 9 |
|
|
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
|
| 10 |
|
|
<TD>Placed and Routed</TD>
|
| 11 |
|
|
</TR>
|
| 12 |
|
|
<TR ALIGN=LEFT>
|
| 13 |
|
|
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
|
| 14 |
|
|
<TD>l80soc</TD>
|
| 15 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
|
| 16 |
|
|
<TD>
|
| 17 |
|
|
No Errors</TD>
|
| 18 |
|
|
</TR>
|
| 19 |
|
|
<TR ALIGN=LEFT>
|
| 20 |
|
|
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
|
| 21 |
|
|
<TD>xc3s200-4ft256</TD>
|
| 22 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
|
| 23 |
|
|
<TD ALIGN=LEFT><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/*.xmsgs'>33 Warnings</A></TD>
|
| 24 |
|
|
</TR>
|
| 25 |
|
|
<TR ALIGN=LEFT>
|
| 26 |
|
|
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 11.4</TD>
|
| 27 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
|
| 28 |
|
|
<TD>
|
| 29 |
|
|
<A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.unroutes'>All Signals Completely Routed</A></TD>
|
| 30 |
|
|
</TR>
|
| 31 |
|
|
<TR ALIGN=LEFT>
|
| 32 |
|
|
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
|
| 33 |
|
|
<TD>Balanced</TD>
|
| 34 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
|
| 35 |
|
|
<TD>
|
| 36 |
|
|
<A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
|
| 37 |
|
|
</TR>
|
| 38 |
|
|
<TR ALIGN=LEFT>
|
| 39 |
|
|
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
|
| 40 |
|
|
<TD>Xilinx Default (unlocked)</TD>
|
| 41 |
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
|
| 42 |
|
|
<TD>0 (Setup: 0, Hold: 0, Component Switching Limit: 0) <A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
|
| 43 |
|
|
</TR>
|
| 44 |
|
|
</TABLE>
|
| 45 |
|
|
|
| 46 |
|
|
|
| 47 |
|
|
|
| 48 |
|
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
| 49 |
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
|
| 50 |
|
|
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
|
| 51 |
|
|
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
|
| 52 |
|
|
</TR>
|
| 53 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD>
|
| 54 |
|
|
<TD ALIGN=RIGHT>211</TD>
|
| 55 |
|
|
<TD ALIGN=RIGHT>3,840</TD>
|
| 56 |
|
|
<TD ALIGN=RIGHT>5%</TD>
|
| 57 |
|
|
<TD COLSPAN='2'> </TD>
|
| 58 |
|
|
</TR>
|
| 59 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
|
| 60 |
|
|
<TD ALIGN=RIGHT>327</TD>
|
| 61 |
|
|
<TD ALIGN=RIGHT>3,840</TD>
|
| 62 |
|
|
<TD ALIGN=RIGHT>8%</TD>
|
| 63 |
|
|
<TD COLSPAN='2'> </TD>
|
| 64 |
|
|
</TR>
|
| 65 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
|
| 66 |
|
|
<TD ALIGN=RIGHT>223</TD>
|
| 67 |
|
|
<TD ALIGN=RIGHT>1,920</TD>
|
| 68 |
|
|
<TD ALIGN=RIGHT>11%</TD>
|
| 69 |
|
|
<TD COLSPAN='2'> </TD>
|
| 70 |
|
|
</TR>
|
| 71 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number of Slices containing only related logic</TD>
|
| 72 |
|
|
<TD ALIGN=RIGHT>223</TD>
|
| 73 |
|
|
<TD ALIGN=RIGHT>223</TD>
|
| 74 |
|
|
<TD ALIGN=RIGHT>100%</TD>
|
| 75 |
|
|
<TD COLSPAN='2'> </TD>
|
| 76 |
|
|
</TR>
|
| 77 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number of Slices containing unrelated logic</TD>
|
| 78 |
|
|
<TD ALIGN=RIGHT>0</TD>
|
| 79 |
|
|
<TD ALIGN=RIGHT>223</TD>
|
| 80 |
|
|
<TD ALIGN=RIGHT>0%</TD>
|
| 81 |
|
|
<TD COLSPAN='2'> </TD>
|
| 82 |
|
|
</TR>
|
| 83 |
|
|
<TR ALIGN=RIGHT BGCOLOR='#FFFF99'><TD ALIGN=LEFT><B>Total Number of 4 input LUTs</B></TD>
|
| 84 |
|
|
<TD ALIGN=RIGHT>328</TD>
|
| 85 |
|
|
<TD ALIGN=RIGHT>3,840</TD>
|
| 86 |
|
|
<TD ALIGN=RIGHT>8%</TD>
|
| 87 |
|
|
<TD COLSPAN='2'> </TD>
|
| 88 |
|
|
</TR>
|
| 89 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number used as logic</TD>
|
| 90 |
|
|
<TD ALIGN=RIGHT>311</TD>
|
| 91 |
|
|
<TD> </TD>
|
| 92 |
|
|
<TD> </TD>
|
| 93 |
|
|
<TD COLSPAN='2'> </TD>
|
| 94 |
|
|
</TR>
|
| 95 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number used as a route-thru</TD>
|
| 96 |
|
|
<TD ALIGN=RIGHT>1</TD>
|
| 97 |
|
|
<TD> </TD>
|
| 98 |
|
|
<TD> </TD>
|
| 99 |
|
|
<TD COLSPAN='2'> </TD>
|
| 100 |
|
|
</TR>
|
| 101 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT> Number used for Dual Port RAMs</TD>
|
| 102 |
|
|
<TD ALIGN=RIGHT>16</TD>
|
| 103 |
|
|
<TD> </TD>
|
| 104 |
|
|
<TD> </TD>
|
| 105 |
|
|
<TD COLSPAN='2'> </TD>
|
| 106 |
|
|
</TR>
|
| 107 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc_map.xrpt?&DataKey=IOBProperties'>IOBs</A></TD>
|
| 108 |
|
|
<TD ALIGN=RIGHT>20</TD>
|
| 109 |
|
|
<TD ALIGN=RIGHT>173</TD>
|
| 110 |
|
|
<TD ALIGN=RIGHT>11%</TD>
|
| 111 |
|
|
<TD COLSPAN='2'> </TD>
|
| 112 |
|
|
</TR>
|
| 113 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of RAMB16s</TD>
|
| 114 |
|
|
<TD ALIGN=RIGHT>3</TD>
|
| 115 |
|
|
<TD ALIGN=RIGHT>12</TD>
|
| 116 |
|
|
<TD ALIGN=RIGHT>25%</TD>
|
| 117 |
|
|
<TD COLSPAN='2'> </TD>
|
| 118 |
|
|
</TR>
|
| 119 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFGMUXs</TD>
|
| 120 |
|
|
<TD ALIGN=RIGHT>1</TD>
|
| 121 |
|
|
<TD ALIGN=RIGHT>8</TD>
|
| 122 |
|
|
<TD ALIGN=RIGHT>12%</TD>
|
| 123 |
|
|
<TD COLSPAN='2'> </TD>
|
| 124 |
|
|
</TR>
|
| 125 |
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD>
|
| 126 |
|
|
<TD ALIGN=RIGHT>3.29</TD>
|
| 127 |
|
|
<TD> </TD>
|
| 128 |
|
|
<TD> </TD>
|
| 129 |
|
|
<TD COLSPAN='2'> </TD>
|
| 130 |
|
|
</TR>
|
| 131 |
|
|
</TABLE>
|
| 132 |
|
|
|
| 133 |
|
|
|
| 134 |
|
|
|
| 135 |
|
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
| 136 |
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR>
|
| 137 |
|
|
<TR ALIGN=LEFT>
|
| 138 |
|
|
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
|
| 139 |
|
|
<TD>0 (Setup: 0, Hold: 0, Component Switching Limit: 0)</TD>
|
| 140 |
|
|
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
|
| 141 |
|
|
<TD COLSPAN='2'><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD>
|
| 142 |
|
|
</TR>
|
| 143 |
|
|
<TR ALIGN=LEFT>
|
| 144 |
|
|
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD>
|
| 145 |
|
|
<A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.unroutes'>All Signals Completely Routed</A></TD>
|
| 146 |
|
|
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
|
| 147 |
|
|
<TD COLSPAN='2'><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD>
|
| 148 |
|
|
</TR>
|
| 149 |
|
|
<TR ALIGN=LEFT>
|
| 150 |
|
|
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
|
| 151 |
|
|
<TD>
|
| 152 |
|
|
<A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
|
| 153 |
|
|
<TD BGCOLOR='#FFFF99'><B> </B></TD>
|
| 154 |
|
|
<TD COLSPAN='2'> </TD>
|
| 155 |
|
|
</TABLE>
|
| 156 |
|
|
|
| 157 |
|
|
|
| 158 |
|
|
|
| 159 |
|
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
| 160 |
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
|
| 161 |
|
|
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
|
| 162 |
|
|
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
|
| 163 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Tue Feb 21 11:54:55 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/xst.xmsgs'>31 Warnings</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/xst.xmsgs'>6 Infos</A></TD></TR>
|
| 164 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.bld'>Translation Report</A></TD><TD>Current</TD><TD>Tue Feb 21 11:58:21 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
|
| 165 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Tue Feb 21 11:58:29 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/map.xmsgs'>2 Warnings</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/map.xmsgs'>2 Infos</A></TD></TR>
|
| 166 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Tue Feb 21 11:58:40 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
|
| 167 |
|
|
<TR ALIGN=LEFT><TD>Power Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
| 168 |
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\l80soc.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Tue Feb 21 11:58:43 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Projects/WiCores/light8080/dev/trunk/verilog/syn/xilinx_s3\_xmsgs/trce.xmsgs'>2 Infos</A></TD></TR>
|
| 169 |
|
|
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
| 170 |
|
|
</TABLE>
|
| 171 |
|
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
| 172 |
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
|
| 173 |
|
|
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
|
| 174 |
|
|
</TABLE>
|
| 175 |
|
|
|
| 176 |
|
|
|
| 177 |
|
|
<br><center><b>Date Generated:</b> 02/21/2012 - 11:58:43</center>
|
| 178 |
|
|
</BODY></HTML>
|
