OpenCores
URL https://opencores.org/ocsvn/line_codes/line_codes/trunk

Subversion Repositories line_codes

[/] [line_codes/] [trunk/] [bench/] [vhdl/] [smlt_hdb1_enc.vhd] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ribamar
 
2
-- smlttion for HDB1 encoder. 
3
 
4
entity smlt_hdb1_enc is
5
end smlt_hdb1_enc;
6
 
7
architecture behaviour of smlt_hdb1_enc is
8
        --data type: 
9
        component hdb1_enc
10
        port (
11
                clr_bar,
12
                clk   : in  bit;
13
                e     : in  bit;
14
                s0, s1: out bit);
15
        end component;
16
        --binding: 
17
        for a: hdb1_enc use entity work.hdb1_enc;
18
 
19
        --declaring the signals present in this architecture: 
20
        signal CLK, E, S0, S1, clrb: bit;
21
        signal inpute: bit_vector(0 to 24);
22
 
23
        begin --architecture. 
24
                a: hdb1_enc port map
25
                ( clr_bar => clrb, clk => CLK, e => E, s0 => S0,
26
                   s1 => S1 );
27
 
28
                inpute <= "0101011000101100101000011";
29
 
30
        process begin
31
                clrb <= '1';
32
                for i in 0 to 24 loop
33
                        E <= inpute(i);
34
                        CLK <= '0';
35
                        wait for 9 ns;
36
                        CLK <= '1';
37
                        wait for 1 ns;
38
                end loop;
39
                wait;
40
        end process;
41
 
42
 
43
end behaviour;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.