OpenCores
URL https://opencores.org/ocsvn/line_codes/line_codes/trunk

Subversion Repositories line_codes

[/] [line_codes/] [trunk/] [doc/] [RUNNING.txt] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 ribamar
 
2
Present in bench/vhdl are files showing simple usage examples of
3
the line codes examples. This files shows how to test them.
4
 
5
these running simulation examples requires ghdl and gtkwave for
6
viewing vcd files. If you're going to use another VHDL simulator,
7
this can be useful:
8
ghdl -a file.vhd
9
 means analyse:
10
 http://ghdl.free.fr/ghdl/Analysis-command.html
11
ghdl -e file
12
 mean elaborate:
13
 http://ghdl.free.fr/ghdl/Elaboration-command.html
14
ghdl -r file or ./file
15
 means run:
16
 http://ghdl.free.fr/ghdl/Run-command.html
17
 
18
cd bench/vhdl
19
 
20
1. Simulating the AMI decoder.
21
 
22
ghdl -a ../../rtl/vhdl/ami_dec.vhd
23
ghdl -a smlt_ami_dec.vhd
24
ghdl -e smlt_ami_dec
25
./smlt_ami_dec --vcd=ad.vcd
26
gtkwave ad.vcd
27
append the signals clk, e0, e1, s, clrb
28
clk  -> clock signal.
29
e0   -> input signal #0.
30
e1   -> input signal #1.
31
s    -> unique output signal
32
clrb -> bar clear signal.
33
choose the best fit zoom.
34
 
35
cleaning:
36
rm *.o smlt_ami_dec work-obj93.cf  ad.vcd
37
 
38
 
39
2. Simulating the AMI encoder.
40
 
41
ghdl -a ../../rtl/vhdl/ami_enc.vhd
42
ghdl -a smlt_ami_enc.vhd
43
ghdl -e smlt_ami_enc
44
./smlt_ami_enc --vcd=ae.vcd
45
gtkwave ae.vcd
46
append the signals  clk, e, s0, s1, clrb
47
clk  -> clock signal.
48
e    -> unique input signal
49
s0   -> output signal #0.
50
s1   -> output signal #1.
51
clrb -> bar clear signal.
52
choose the best fit zoom.
53
 
54
cleaning:
55
rm *.o smlt_ami_enc work-obj93.cf  ae.vcd
56
 
57
 
58
3. Simulating the HDB1 decoder.
59
 
60
ghdl -a ../../rtl/vhdl/hdb1_dec.vhd
61
ghdl -a smlt_hdb1_dec.vhd
62
ghdl -e smlt_hdb1_dec
63
./smlt_hdb1_dec --vcd=h1d.vcd
64
gtkwave h1d.vcd
65
append the signals clk, e0, e1, s, clrb
66
clk  -> clock signal.
67
e0   -> input signal #0.
68
e1   -> input signal #1.
69
s    -> unique output signal
70
clrb -> bar clear signal.
71
choose the best fit zoom.
72
 
73
cleaning:
74
rm *.o smlt_hdb1_dec work-obj93.cf  h1d.vcd
75
 
76
4. Simulating the HDB1 encoder.
77
 
78
ghdl -a ../../rtl/vhdl/hdb1_enc.vhd
79
ghdl -a smlt_hdb1_enc.vhd
80
ghdl -e smlt_hdb1_enc
81
./smlt_hdb1_enc --vcd=h1e.vcd
82
gtkwave h1e.vcd
83
append the signals  clk, e, s0, s1, clrb
84
clk  -> clock signal.
85
e    -> unique input signal
86
s0   -> output signal #0.
87
s1   -> output signal #1.
88
clrb -> bar clear signal.
89
choose the best fit zoom.
90
 
91
cleaning:
92
rm *.o smlt_hdb1_enc work-obj93.cf  h1e.vcd
93
 
94
 
95
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.