OpenCores
URL https://opencores.org/ocsvn/loadbalancer/loadbalancer/trunk

Subversion Repositories loadbalancer

[/] [loadbalancer/] [trunk/] [db/] [altsyncram_5ni1.tdf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 atalla 
--altsyncram ADDRESS_ACLR_A="NONE" ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK0" CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Stratix II" INDATA_ACLR_A="NONE" LOW_POWER_MODE="AUTO" NUMWORDS_A=32 NUMWORDS_B=32 OPERATION_MODE="DUAL_PORT" OUTDATA_ACLR_B="NONE" OUTDATA_REG_B="UNREGISTERED" RAM_BLOCK_TYPE="AUTO" READ_DURING_WRITE_MODE_MIXED_PORTS="OLD_DATA" WIDTH_A=6 WIDTH_B=6 WIDTHAD_A=5 WIDTHAD_B=5 WRCONTROL_ACLR_A="NONE" address_a address_b clock0 data_a q_b wren_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
2 
--VERSION_BEGIN 7.2SP3 cbx_altsyncram 2007:08:27:07:35:30:SJ cbx_cycloneii 2007:06:13:15:47:32:SJ cbx_lpm_add_sub 2007:08:06:16:01:34:SJ cbx_lpm_compare 2007:06:21:15:54:06:SJ cbx_lpm_decode 2007:03:12:19:01:52:SJ cbx_lpm_mux 2007:05:11:14:07:38:SJ cbx_mgl 2007:08:03:15:48:12:SJ cbx_stratix 2007:10:18:20:36:46:SJ cbx_stratixii 2007:10:19:15:30:42:SJ cbx_stratixiii 2007:06:28:17:15:56:SJ cbx_util_mgl 2007:11:07:17:40:20:SJ  VERSION_END
3 
 
4 
 
5 
-- Copyright (C) 1991-2007 Altera Corporation
6 
--  Your use of Altera Corporation's design tools, logic functions
7 
--  and other software and tools, and its AMPP partner logic
8 
--  functions, and any output files from any of the foregoing
9 
--  (including device programming or simulation files), and any
10 
--  associated documentation or information are expressly subject
11 
--  to the terms and conditions of the Altera Program License
12 
--  Subscription Agreement, Altera MegaCore Function License
13 
--  Agreement, or other applicable license agreement, including,
14 
--  without limitation, that your use is for the sole purpose of
15 
--  programming logic devices manufactured by Altera and sold by
16 
--  Altera or its authorized distributors.  Please refer to the
17 
--  applicable agreement for further details.
18 
 
19 
 
20 
FUNCTION stratixii_ram_block (clk0, clk1, clr0, clr1, ena0, ena1, portaaddr[PORT_A_ADDRESS_WIDTH-1..0], portaaddrstall, portabyteenamasks[PORT_A_BYTE_ENABLE_MASK_WIDTH-1..0], portadatain[PORT_A_DATA_WIDTH-1..0], portawe, portbaddr[PORT_B_ADDRESS_WIDTH-1..0], portbaddrstall, portbbyteenamasks[PORT_B_BYTE_ENABLE_MASK_WIDTH-1..0], portbdatain[PORT_B_DATA_WIDTH-1..0], portbrewe)
21 
WITH ( CONNECTIVITY_CHECKING, DATA_INTERLEAVE_OFFSET_IN_BITS, DATA_INTERLEAVE_WIDTH_IN_BITS, DONT_POWER_OPTIMIZE, INIT_FILE, INIT_FILE_LAYOUT, LOGICAL_RAM_NAME, mem_init0, mem_init1, MIXED_PORT_FEED_THROUGH_MODE, OPERATION_MODE, PORT_A_ADDRESS_WIDTH = 1, PORT_A_BYTE_ENABLE_MASK_WIDTH = 1, PORT_A_BYTE_SIZE, PORT_A_DATA_OUT_CLEAR, PORT_A_DATA_OUT_CLOCK, PORT_A_DATA_WIDTH = 1, PORT_A_DISABLE_CE_ON_INPUT_REGISTERS, PORT_A_DISABLE_CE_ON_OUTPUT_REGISTERS, PORT_A_FIRST_ADDRESS, PORT_A_FIRST_BIT_NUMBER, PORT_A_LAST_ADDRESS, PORT_A_LOGICAL_RAM_DEPTH, PORT_A_LOGICAL_RAM_WIDTH, PORT_B_ADDRESS_CLOCK, PORT_B_ADDRESS_WIDTH = 1, PORT_B_BYTE_ENABLE_CLOCK, PORT_B_BYTE_ENABLE_MASK_WIDTH = 1, PORT_B_BYTE_SIZE, PORT_B_DATA_IN_CLOCK, PORT_B_DATA_OUT_CLEAR, PORT_B_DATA_OUT_CLOCK, PORT_B_DATA_WIDTH = 1, PORT_B_DISABLE_CE_ON_INPUT_REGISTERS, PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS, PORT_B_FIRST_ADDRESS, PORT_B_FIRST_BIT_NUMBER, PORT_B_LAST_ADDRESS, PORT_B_LOGICAL_RAM_DEPTH, PORT_B_LOGICAL_RAM_WIDTH, PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK, POWER_UP_UNINITIALIZED, RAM_BLOCK_TYPE)
22 
RETURNS ( portadataout[PORT_A_DATA_WIDTH-1..0], portbdataout[PORT_B_DATA_WIDTH-1..0]);
23 
 
24 
--synthesis_resources = ram_bits (AUTO) 192
25 
OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION";
26 
 
27 
SUBDESIGN altsyncram_5ni1
28 
(
29 
        address_a[4..0] :       input;
30 
        address_b[4..0] :       input;
31 
        clock0  :       input;
32 
        data_a[5..0]    :       input;
33 
        q_b[5..0]       :       output;
34 
        wren_a  :       input;
35 
)
36 
VARIABLE
37 
        ram_block1a0 : stratixii_ram_block
38 
                WITH (
39 
                        CONNECTIVITY_CHECKING = "OFF",
40 
                        DONT_POWER_OPTIMIZE = "ON",
41 
                        LOGICAL_RAM_NAME = "ALTSYNCRAM",
42 
                        MIXED_PORT_FEED_THROUGH_MODE = "old",
43 
                        OPERATION_MODE = "dual_port",
44 
                        PORT_A_ADDRESS_WIDTH = 5,
45 
                        PORT_A_DATA_WIDTH = 1,
46 
                        PORT_A_DISABLE_CE_ON_INPUT_REGISTERS = "on",
47 
                        PORT_A_FIRST_ADDRESS = 0,
48 
                        PORT_A_FIRST_BIT_NUMBER = 0,
49 
                        PORT_A_LAST_ADDRESS = 31,
50 
                        PORT_A_LOGICAL_RAM_DEPTH = 32,
51 
                        PORT_A_LOGICAL_RAM_WIDTH = 6,
52 
                        PORT_B_ADDRESS_CLOCK = "clock0",
53 
                        PORT_B_ADDRESS_WIDTH = 5,
54 
                        PORT_B_DATA_OUT_CLEAR = "none",
55 
                        PORT_B_DATA_OUT_CLOCK = "none",
56 
                        PORT_B_DATA_WIDTH = 1,
57 
                        PORT_B_DISABLE_CE_ON_INPUT_REGISTERS = "on",
58 
                        PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS = "on",
59 
                        PORT_B_FIRST_ADDRESS = 0,
60 
                        PORT_B_FIRST_BIT_NUMBER = 0,
61 
                        PORT_B_LAST_ADDRESS = 31,
62 
                        PORT_B_LOGICAL_RAM_DEPTH = 32,
63 
                        PORT_B_LOGICAL_RAM_WIDTH = 6,
64 
                        PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock0",
65 
                        RAM_BLOCK_TYPE = "AUTO"
66 
                );
67 
        ram_block1a1 : stratixii_ram_block
68 
                WITH (
69 
                        CONNECTIVITY_CHECKING = "OFF",
70 
                        DONT_POWER_OPTIMIZE = "ON",
71 
                        LOGICAL_RAM_NAME = "ALTSYNCRAM",
72 
                        MIXED_PORT_FEED_THROUGH_MODE = "old",
73 
                        OPERATION_MODE = "dual_port",
74 
                        PORT_A_ADDRESS_WIDTH = 5,
75 
                        PORT_A_DATA_WIDTH = 1,
76 
                        PORT_A_DISABLE_CE_ON_INPUT_REGISTERS = "on",
77 
                        PORT_A_FIRST_ADDRESS = 0,
78 
                        PORT_A_FIRST_BIT_NUMBER = 1,
79 
                        PORT_A_LAST_ADDRESS = 31,
80 
                        PORT_A_LOGICAL_RAM_DEPTH = 32,
81 
                        PORT_A_LOGICAL_RAM_WIDTH = 6,
82 
                        PORT_B_ADDRESS_CLOCK = "clock0",
83 
                        PORT_B_ADDRESS_WIDTH = 5,
84 
                        PORT_B_DATA_OUT_CLEAR = "none",
85 
                        PORT_B_DATA_OUT_CLOCK = "none",
86 
                        PORT_B_DATA_WIDTH = 1,
87 
                        PORT_B_DISABLE_CE_ON_INPUT_REGISTERS = "on",
88 
                        PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS = "on",
89 
                        PORT_B_FIRST_ADDRESS = 0,
90 
                        PORT_B_FIRST_BIT_NUMBER = 1,
91 
                        PORT_B_LAST_ADDRESS = 31,
92 
                        PORT_B_LOGICAL_RAM_DEPTH = 32,
93 
                        PORT_B_LOGICAL_RAM_WIDTH = 6,
94 
                        PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock0",
95 
                        RAM_BLOCK_TYPE = "AUTO"
96 
                );
97 
        ram_block1a2 : stratixii_ram_block
98 
                WITH (
99 
                        CONNECTIVITY_CHECKING = "OFF",
100 
                        DONT_POWER_OPTIMIZE = "ON",
101 
                        LOGICAL_RAM_NAME = "ALTSYNCRAM",
102 
                        MIXED_PORT_FEED_THROUGH_MODE = "old",
103 
                        OPERATION_MODE = "dual_port",
104 
                        PORT_A_ADDRESS_WIDTH = 5,
105 
                        PORT_A_DATA_WIDTH = 1,
106 
                        PORT_A_DISABLE_CE_ON_INPUT_REGISTERS = "on",
107 
                        PORT_A_FIRST_ADDRESS = 0,
108 
                        PORT_A_FIRST_BIT_NUMBER = 2,
109 
                        PORT_A_LAST_ADDRESS = 31,
110 
                        PORT_A_LOGICAL_RAM_DEPTH = 32,
111 
                        PORT_A_LOGICAL_RAM_WIDTH = 6,
112 
                        PORT_B_ADDRESS_CLOCK = "clock0",
113 
                        PORT_B_ADDRESS_WIDTH = 5,
114 
                        PORT_B_DATA_OUT_CLEAR = "none",
115 
                        PORT_B_DATA_OUT_CLOCK = "none",
116 
                        PORT_B_DATA_WIDTH = 1,
117 
                        PORT_B_DISABLE_CE_ON_INPUT_REGISTERS = "on",
118 
                        PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS = "on",
119 
                        PORT_B_FIRST_ADDRESS = 0,
120 
                        PORT_B_FIRST_BIT_NUMBER = 2,
121 
                        PORT_B_LAST_ADDRESS = 31,
122 
                        PORT_B_LOGICAL_RAM_DEPTH = 32,
123 
                        PORT_B_LOGICAL_RAM_WIDTH = 6,
124 
                        PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock0",
125 
                        RAM_BLOCK_TYPE = "AUTO"
126 
                );
127 
        ram_block1a3 : stratixii_ram_block
128 
                WITH (
129 
                        CONNECTIVITY_CHECKING = "OFF",
130 
                        DONT_POWER_OPTIMIZE = "ON",
131 
                        LOGICAL_RAM_NAME = "ALTSYNCRAM",
132 
                        MIXED_PORT_FEED_THROUGH_MODE = "old",
133 
                        OPERATION_MODE = "dual_port",
134 
                        PORT_A_ADDRESS_WIDTH = 5,
135 
                        PORT_A_DATA_WIDTH = 1,
136 
                        PORT_A_DISABLE_CE_ON_INPUT_REGISTERS = "on",
137 
                        PORT_A_FIRST_ADDRESS = 0,
138 
                        PORT_A_FIRST_BIT_NUMBER = 3,
139 
                        PORT_A_LAST_ADDRESS = 31,
140 
                        PORT_A_LOGICAL_RAM_DEPTH = 32,
141 
                        PORT_A_LOGICAL_RAM_WIDTH = 6,
142 
                        PORT_B_ADDRESS_CLOCK = "clock0",
143 
                        PORT_B_ADDRESS_WIDTH = 5,
144 
                        PORT_B_DATA_OUT_CLEAR = "none",
145 
                        PORT_B_DATA_OUT_CLOCK = "none",
146 
                        PORT_B_DATA_WIDTH = 1,
147 
                        PORT_B_DISABLE_CE_ON_INPUT_REGISTERS = "on",
148 
                        PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS = "on",
149 
                        PORT_B_FIRST_ADDRESS = 0,
150 
                        PORT_B_FIRST_BIT_NUMBER = 3,
151 
                        PORT_B_LAST_ADDRESS = 31,
152 
                        PORT_B_LOGICAL_RAM_DEPTH = 32,
153 
                        PORT_B_LOGICAL_RAM_WIDTH = 6,
154 
                        PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock0",
155 
                        RAM_BLOCK_TYPE = "AUTO"
156 
                );
157 
        ram_block1a4 : stratixii_ram_block
158 
                WITH (
159 
                        CONNECTIVITY_CHECKING = "OFF",
160 
                        DONT_POWER_OPTIMIZE = "ON",
161 
                        LOGICAL_RAM_NAME = "ALTSYNCRAM",
162 
                        MIXED_PORT_FEED_THROUGH_MODE = "old",
163 
                        OPERATION_MODE = "dual_port",
164 
                        PORT_A_ADDRESS_WIDTH = 5,
165 
                        PORT_A_DATA_WIDTH = 1,
166 
                        PORT_A_DISABLE_CE_ON_INPUT_REGISTERS = "on",
167 
                        PORT_A_FIRST_ADDRESS = 0,
168 
                        PORT_A_FIRST_BIT_NUMBER = 4,
169 
                        PORT_A_LAST_ADDRESS = 31,
170 
                        PORT_A_LOGICAL_RAM_DEPTH = 32,
171 
                        PORT_A_LOGICAL_RAM_WIDTH = 6,
172 
                        PORT_B_ADDRESS_CLOCK = "clock0",
173 
                        PORT_B_ADDRESS_WIDTH = 5,
174 
                        PORT_B_DATA_OUT_CLEAR = "none",
175 
                        PORT_B_DATA_OUT_CLOCK = "none",
176 
                        PORT_B_DATA_WIDTH = 1,
177 
                        PORT_B_DISABLE_CE_ON_INPUT_REGISTERS = "on",
178 
                        PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS = "on",
179 
                        PORT_B_FIRST_ADDRESS = 0,
180 
                        PORT_B_FIRST_BIT_NUMBER = 4,
181 
                        PORT_B_LAST_ADDRESS = 31,
182 
                        PORT_B_LOGICAL_RAM_DEPTH = 32,
183 
                        PORT_B_LOGICAL_RAM_WIDTH = 6,
184 
                        PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock0",
185 
                        RAM_BLOCK_TYPE = "AUTO"
186 
                );
187 
        ram_block1a5 : stratixii_ram_block
188 
                WITH (
189 
                        CONNECTIVITY_CHECKING = "OFF",
190 
                        DONT_POWER_OPTIMIZE = "ON",
191 
                        LOGICAL_RAM_NAME = "ALTSYNCRAM",
192 
                        MIXED_PORT_FEED_THROUGH_MODE = "old",
193 
                        OPERATION_MODE = "dual_port",
194 
                        PORT_A_ADDRESS_WIDTH = 5,
195 
                        PORT_A_DATA_WIDTH = 1,
196 
                        PORT_A_DISABLE_CE_ON_INPUT_REGISTERS = "on",
197 
                        PORT_A_FIRST_ADDRESS = 0,
198 
                        PORT_A_FIRST_BIT_NUMBER = 5,
199 
                        PORT_A_LAST_ADDRESS = 31,
200 
                        PORT_A_LOGICAL_RAM_DEPTH = 32,
201 
                        PORT_A_LOGICAL_RAM_WIDTH = 6,
202 
                        PORT_B_ADDRESS_CLOCK = "clock0",
203 
                        PORT_B_ADDRESS_WIDTH = 5,
204 
                        PORT_B_DATA_OUT_CLEAR = "none",
205 
                        PORT_B_DATA_OUT_CLOCK = "none",
206 
                        PORT_B_DATA_WIDTH = 1,
207 
                        PORT_B_DISABLE_CE_ON_INPUT_REGISTERS = "on",
208 
                        PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS = "on",
209 
                        PORT_B_FIRST_ADDRESS = 0,
210 
                        PORT_B_FIRST_BIT_NUMBER = 5,
211 
                        PORT_B_LAST_ADDRESS = 31,
212 
                        PORT_B_LOGICAL_RAM_DEPTH = 32,
213 
                        PORT_B_LOGICAL_RAM_WIDTH = 6,
214 
                        PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock0",
215 
                        RAM_BLOCK_TYPE = "AUTO"
216 
                );
217 
        address_a_wire[4..0]    : WIRE;
218 
        address_b_wire[4..0]    : WIRE;
219 
 
220 
BEGIN
221 
        ram_block1a[5..0].clk0 = clock0;
222 
        ram_block1a[5..0].portaaddr[] = ( address_a_wire[4..0]);
223 
        ram_block1a[0].portadatain[] = ( data_a[0..0]);
224 
        ram_block1a[1].portadatain[] = ( data_a[1..1]);
225 
        ram_block1a[2].portadatain[] = ( data_a[2..2]);
226 
        ram_block1a[3].portadatain[] = ( data_a[3..3]);
227 
        ram_block1a[4].portadatain[] = ( data_a[4..4]);
228 
        ram_block1a[5].portadatain[] = ( data_a[5..5]);
229 
        ram_block1a[5..0].portawe = wren_a;
230 
        ram_block1a[5..0].portbaddr[] = ( address_b_wire[4..0]);
231 
        ram_block1a[5..0].portbrewe = B"111111";
232 
        address_a_wire[] = address_a[];
233 
        address_b_wire[] = address_b[];
234 
        q_b[] = ( ram_block1a[5..0].portbdataout[0..0]);
235 
END;
236 
--VALID FILE

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.