OpenCores
URL https://opencores.org/ocsvn/loadbalancer/loadbalancer/trunk

Subversion Repositories loadbalancer

[/] [loadbalancer/] [trunk/] [output_port_lookup.bsf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 atalla
/*
2
WARNING: Do NOT edit the input and output ports in this file in a text
3
editor if you plan to continue editing the block that represents it in
4
the Block Editor! File corruption is VERY likely to occur.
5
*/
6
/*
7
Copyright (C) 1991-2007 Altera Corporation
8
Your use of Altera Corporation's design tools, logic functions
9
and other software and tools, and its AMPP partner logic
10
functions, and any output files from any of the foregoing
11
(including device programming or simulation files), and any
12
associated documentation or information are expressly subject
13
to the terms and conditions of the Altera Program License
14
Subscription Agreement, Altera MegaCore Function License
15
Agreement, or other applicable license agreement, including,
16
without limitation, that your use is for the sole purpose of
17
programming logic devices manufactured by Altera and sold by
18
Altera or its authorized distributors.  Please refer to the
19
applicable agreement for further details.
20
*/
21
(header "symbol" (version "1.1"))
22
(symbol
23
        (rect 16 16 344 176)
24
        (text "output_port_lookup" (rect 5 0 98 12)(font "Arial" ))
25
        (text "inst" (rect 8 144 25 156)(font "Arial" ))
26
        (port
27
                (pt 0 32)
28
                (input)
29
                (text "out_rdy" (rect 0 0 37 12)(font "Arial" ))
30
                (text "out_rdy" (rect 21 27 58 39)(font "Arial" ))
31
                (line (pt 0 32)(pt 16 32)(line_width 1))
32
        )
33
        (port
34
                (pt 0 48)
35
                (input)
36
                (text "in_data[DATA_WIDTH-1..0]" (rect 0 0 135 12)(font "Arial" ))
37
                (text "in_data[DATA_WIDTH-1..0]" (rect 21 43 156 55)(font "Arial" ))
38
                (line (pt 0 48)(pt 16 48)(line_width 3))
39
        )
40
        (port
41
                (pt 0 64)
42
                (input)
43
                (text "in_ctrl[CTRL_WIDTH-1..0]" (rect 0 0 129 12)(font "Arial" ))
44
                (text "in_ctrl[CTRL_WIDTH-1..0]" (rect 21 59 150 71)(font "Arial" ))
45
                (line (pt 0 64)(pt 16 64)(line_width 3))
46
        )
47
        (port
48
                (pt 0 80)
49
                (input)
50
                (text "in_wr" (rect 0 0 24 12)(font "Arial" ))
51
                (text "in_wr" (rect 21 75 45 87)(font "Arial" ))
52
                (line (pt 0 80)(pt 16 80)(line_width 1))
53
        )
54
        (port
55
                (pt 0 96)
56
                (input)
57
                (text "en" (rect 0 0 11 12)(font "Arial" ))
58
                (text "en" (rect 21 91 32 103)(font "Arial" ))
59
                (line (pt 0 96)(pt 16 96)(line_width 1))
60
        )
61
        (port
62
                (pt 0 112)
63
                (input)
64
                (text "clk" (rect 0 0 14 12)(font "Arial" ))
65
                (text "clk" (rect 21 107 35 119)(font "Arial" ))
66
                (line (pt 0 112)(pt 16 112)(line_width 1))
67
        )
68
        (port
69
                (pt 0 128)
70
                (input)
71
                (text "reset" (rect 0 0 24 12)(font "Arial" ))
72
                (text "reset" (rect 21 123 45 135)(font "Arial" ))
73
                (line (pt 0 128)(pt 16 128)(line_width 1))
74
        )
75
        (port
76
                (pt 328 32)
77
                (output)
78
                (text "out_data[DATA_WIDTH-1..0]" (rect 0 0 142 12)(font "Arial" ))
79
                (text "out_data[DATA_WIDTH-1..0]" (rect 165 27 307 39)(font "Arial" ))
80
                (line (pt 328 32)(pt 312 32)(line_width 3))
81
        )
82
        (port
83
                (pt 328 48)
84
                (output)
85
                (text "out_ctrl[CTRL_WIDTH-1..0]" (rect 0 0 136 12)(font "Arial" ))
86
                (text "out_ctrl[CTRL_WIDTH-1..0]" (rect 171 43 307 55)(font "Arial" ))
87
                (line (pt 328 48)(pt 312 48)(line_width 3))
88
        )
89
        (port
90
                (pt 328 64)
91
                (output)
92
                (text "out_wr" (rect 0 0 31 12)(font "Arial" ))
93
                (text "out_wr" (rect 276 59 307 71)(font "Arial" ))
94
                (line (pt 328 64)(pt 312 64)(line_width 1))
95
        )
96
        (port
97
                (pt 328 80)
98
                (output)
99
                (text "in_rdy" (rect 0 0 30 12)(font "Arial" ))
100
                (text "in_rdy" (rect 277 75 307 87)(font "Arial" ))
101
                (line (pt 328 80)(pt 312 80)(line_width 1))
102
        )
103
        (parameter
104
                "DATA_WIDTH"
105
                "64"
106
                ""
107
        )
108
        (parameter
109
                "CTRL_WIDTH"
110
                ""
111
                ""
112
        )
113
        (parameter
114
                "UDP_REG_SRC_WIDTH"
115
                "2"
116
                ""
117
        )
118
        (parameter
119
                "INPUT_ARBITER_STAGE_NUM"
120
                "2"
121
                ""
122
        )
123
        (parameter
124
                "NUM_OUTPUT_QUEUES"
125
                "8"
126
                ""
127
        )
128
        (parameter
129
                "STAGE_NUM"
130
                "4"
131
                ""
132
        )
133
        (parameter
134
                "NUM_IQ_BITS"
135
                "3"
136
                ""
137
        )
138
        (drawing
139
                (rectangle (rect 16 16 312 144)(line_width 1))
140
        )
141
        (annotation_block (parameter)(rect 344 -64 444 16))
142
)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.