OpenCores
URL https://opencores.org/ocsvn/logicprobe/logicprobe/trunk

Subversion Repositories logicprobe

[/] [logicprobe/] [trunk/] [tst/] [boards/] [Digilent-S3E-500/] [Makefile] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 hellwig
#
2
# Makefile to synthesize the project (this is only a dummy)
3
#
4
 
5
all:
6
                @echo "Please use Xilinx ISE 14.5 to synthesize the project!"
7
 
8
clean:
9
                #mv lfsr128/lfsr128.xise .
10
                #rm -rf lfsr128/*
11
                #mv lfsr128.xise lfsr128
12
                rm -f *~

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.