OpenCores
URL https://opencores.org/ocsvn/logicprobe/logicprobe/trunk

Subversion Repositories logicprobe

[/] [logicprobe/] [trunk/] [tst/] [boards/] [Makefile] - Blame information for rev 20

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 hellwig
#
2
# Makefile to synthesize the project for different boards
3
#
4
 
5
DIRS = XESS-XST-3S1000 Digilent-S3E-500
6
 
7
all:
8
                for i in $(DIRS) ; do \
9
                  $(MAKE) -C $$i all ; \
10
                done
11
 
12
clean:
13
                for i in $(DIRS) ; do \
14
                  $(MAKE) -C $$i clean ; \
15
                done
16
                rm -f *~

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.