URL https://opencores.org/ocsvn/lq057q3dc02/lq057q3dc02/trunk

Subversion Repositories lq057q3dc02

[/] [lq057q3dc02/] [trunk/] [implement/] [bitgen.ut] - Blame information for rev 48

Go to most recent revision | Details | Compare with Previous | View Log


-g StartUpClk:JTAGCLK
 
# The internal DCMs are configured for STARTUP_WAIT=TRUE. So we must ensure the
# Bitgen cycles are in the proper order.
-g GTS_cycle:1
-g GWE_cycle:1
-g LCK_cycle:2
-g DONE_cycle:4

Line No.	Rev	Author	Line
1	30	jwdonal	`-g StartUpClk:JTAGCLK`
2
3			`# The internal DCMs are configured for STARTUP_WAIT=TRUE. So we must ensure the`
4			`# Bitgen cycles are in the proper order.`
5			`-g GTS_cycle:1`
6			`-g GWE_cycle:1`
7			`-g LCK_cycle:2`
8			`-g DONE_cycle:4`

Browse

Tools

Subversion Repositories lq057q3dc02

[/] [lq057q3dc02/] [trunk/] [implement/] [bitgen.ut] - Blame information for rev 48