OpenCores
URL https://opencores.org/ocsvn/lq057q3dc02/lq057q3dc02/trunk

Subversion Repositories lq057q3dc02

[/] [lq057q3dc02/] [trunk/] [implement/] [xst.scr] - Blame information for rev 47

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 jwdonal
# Original: Xilinx, Inc.
2
#
3
# Modified: Jonathon W. Donaldson
4
# Rev-Mod : $Id: xst.scr,v 1.1 2008-11-07 00:52:52 jwdonal Exp $
5
#
6
# Notes: From XST UG, Xilinx does not recommend setting opt_level higher than 2
7
# when optimizing for speed as it does not usually result in any better
8
# performance and will make the synthesis process take _much_ longer.
9
#
10
# Note: The -ofn option here specifies the output file name for the resulting
11
# netlist file.  The -ofn option on the command line specifies the output
12
# name for the synthesis report.
13
run
14
-ifmt MIXED
15
-opt_mode SPEED
16
-opt_level 1
17
-top lq057q3dc02_top
18
-p xc2vp30-ff896-7
19
-ifn ../xst.prj
20
-ofn lq057q3dc02_top_part
21
-keep_hierarchy soft
22
-equivalent_register_removal no
23
-max_fanout 65535

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.