1 |
12 |
mcupro |
# Copyright (C) 1991-2004 Altera Corporation
|
2 |
|
|
# Any megafunction design, and related netlist (encrypted or decrypted),
|
3 |
|
|
# support information, device programming or simulation file, and any other
|
4 |
|
|
# associated documentation or information provided by Altera or a partner
|
5 |
|
|
# under Altera's Megafunction Partnership Program may be used only
|
6 |
|
|
# to program PLD devices (but not masked PLD devices) from Altera. Any
|
7 |
|
|
# other use of such megafunction design, netlist, support information,
|
8 |
|
|
# device programming or simulation file, or any other related documentation
|
9 |
|
|
# or information is prohibited for any other purpose, including, but not
|
10 |
|
|
# limited to modification, reverse engineering, de-compiling, or use with
|
11 |
|
|
# any other silicon devices, unless such use is explicitly licensed under
|
12 |
|
|
# a separate agreement with Altera or a megafunction partner. Title to the
|
13 |
|
|
# intellectual property, including patents, copyrights, trademarks, trade
|
14 |
|
|
# secrets, or maskworks, embodied in any such megafunction design, netlist,
|
15 |
|
|
# support information, device programming or simulation file, or any other
|
16 |
|
|
# related documentation or information provided by Altera or a megafunction
|
17 |
|
|
# partner, remains with Altera, the megafunction partner, or their respective
|
18 |
|
|
# licensors. No other licenses, including any licenses needed under any third
|
19 |
|
|
# party's intellectual property, are provided herein.
|
20 |
|
|
|
21 |
|
|
|
22 |
|
|
# The default values for assignments are stored in the file
|
23 |
|
|
# ClaiRISC_assignment_defaults.qdf
|
24 |
|
|
# If this file doesn't exist, and for assignments not listed, see file
|
25 |
|
|
# assignment_defaults.qdf
|
26 |
|
|
|
27 |
|
|
# Altera recommends that you do not modify this file. This
|
28 |
|
|
# file is updated automatically by the Quartus II software
|
29 |
|
|
# and any changes you make may be lost or overwritten.
|
30 |
|
|
|
31 |
|
|
|
32 |
|
|
# Project-Wide Assignments
|
33 |
|
|
# ========================
|
34 |
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 4.2
|
35 |
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:57:41 MARCH 13, 2008"
|
36 |
|
|
set_global_assignment -name LAST_QUARTUS_VERSION 4.2
|
37 |
|
|
set_global_assignment -name VQM_FILE ../syn/rev_1/clairisc_core.vqm
|
38 |
|
|
|
39 |
|
|
# Analysis & Synthesis Assignments
|
40 |
|
|
# ================================
|
41 |
|
|
set_global_assignment -name FAMILY Cyclone
|
42 |
|
|
set_global_assignment -name TOP_LEVEL_ENTITY ClaiRISC_core
|
43 |
|
|
|
44 |
|
|
# Fitter Assignments
|
45 |
|
|
# ==================
|
46 |
|
|
set_global_assignment -name DEVICE EP1C6Q240C6
|
47 |
|
|
|
48 |
|
|
# Simulator Assignments
|
49 |
|
|
# =====================
|
50 |
|
|
set_global_assignment -name GLITCH_INTERVAL 1
|
51 |
|
|
|
52 |
|
|
# LogicLock Region Assignments
|
53 |
|
|
# ============================
|
54 |
|
|
set_global_assignment -name LOGICLOCK_INCREMENTAL_COMPILE_ASSIGNMENT off
|