OpenCores
URL https://opencores.org/ocsvn/lwrisc/lwrisc/trunk

Subversion Repositories lwrisc

[/] [lwrisc/] [trunk/] [SIM/] [clairisc_def.h] - Blame information for rev 19

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 mcupro
`define SIM
2
 
3
 
4
 
5
 
6
`define MUXA_W     0
7
`define MUXA_BD    1
8
 
9
`define MUXB_EK    0
10
`define MUXB_REG   1
11
 
12
`define BRC_NOP    0
13
`define BRC_ZERO   1
14
`define BRC_NZERO  2
15
 
16
`define BG_ZERO    1
17
`define BG_NZERO   2
18
`define BG_IGN     0
19
`define BG_NOP     0
20
 
21
`define PC_NOP     0
22
`define PC_BRC     1
23
`define PC_GOTO    2
24
`define PC_CALL    2
25
`define PC_INS     2
26
`define PC_RET     3
27
`define PC_NEXT    4
28
 
29
`define MUXB_IGN     1'BX
30
`define MUXA_IGN     1'BX
31
 
32
`define R1_LEN      1
33
`define R2_LEN                  2
34
`define R3_LEN                  3
35
`define R4_LEN      4
36
`define R5_LEN      5
37
`define R8_LEN                  8
38
`define R9_LEN                  9
39
`define R11_LEN                 11
40
`define R12_LEN                 12
41
 
42
`define ALU_NOP    0
43
`define ALU_ADD    1
44
`define ALU_SUB    2
45
`define ALU_AND    3
46
`define ALU_OR     4
47
`define ALU_XOR    5
48
`define ALU_COM    6
49
`define ALU_ROR    7
50
`define ALU_ROL    8
51
`define ALU_SWAP   9
52
`define ALU_BSF    10
53
`define ALU_BCF    11
54
`define ALU_ZERO   12
55
`define ALU_DEC    13
56
`define ALU_INC    14
57
`define ALU_PB     15
58
`define ALU_PA     16
59
`define ALU_BTFSC  17
60
`define ALU_BTFSS  18
61
 
62
`define STK_PSH        1
63
`define STK_POP        2
64
`define STK_NOP        0
65
 
66
`define EN             1
67
`define DIS            0
68
 
69
//`define    TTE_MTHD1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.