OpenCores
URL https://opencores.org/ocsvn/lwrisc/lwrisc/trunk

Subversion Repositories lwrisc

[/] [lwrisc/] [trunk/] [SYN/] [ClaiRISC_core.prj] - Blame information for rev 7

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 mcupro
#-- Synplicity, Inc.
2
#-- Version Synplify Pro 8.1
3
#-- Project file D:\LWRISC\SYN\ClaiRISC_core.prj
4
#-- Written on Mon Mar 10 17:43:02 2008
5
 
6
 
7
#add_file options
8
add_file -verilog "../RTL/sim_rom.v"
9
add_file -verilog "../RTL/test.v"
10
add_file -_include "../RTL/clairisc_def.h"
11
add_file -verilog "../RTL/mem_man.v"
12
add_file -verilog "../RTL/memory.v"
13
add_file -verilog "../RTL/risc_core.v"
14
add_file -_include "../RTL/rom_set.h"
15
add_file -verilog "../RTL/altera/rom512x12.v"
16
add_file -verilog "../RTL/altera/rom1024x12.v"
17
add_file -verilog "../RTL/altera/rom2048x12.v"
18
add_file -verilog "../RTL/altera/ram128x8.v"
19
add_file -verilog "../RTL/altera/rom32x12.v"
20
add_file -verilog "../RTL/altera/rom64x12.v"
21
add_file -verilog "../RTL/altera/rom128x12.v"
22
add_file -verilog "../RTL/altera/rom256x12.v"
23
 
24
 
25
#implementation: "rev_1"
26
impl -add rev_1
27
 
28
#device options
29
set_option -technology CYCLONE
30
set_option -part EP1C6
31
set_option -package QC240
32
set_option -speed_grade -6
33
 
34
#compilation/mapping options
35
set_option -default_enum_encoding onehot
36
set_option -symbolic_fsm_compiler 1
37
set_option -resource_sharing 1
38
set_option -use_fsm_explorer 0
39
set_option -top_module "ClaiRISC_core"
40
 
41
#map options
42
set_option -frequency auto
43
set_option -run_prop_extract 0
44
set_option -fanout_limit 30
45
set_option -disable_io_insertion 0
46
set_option -verification_mode 0
47
set_option -pipe 1
48
set_option -update_models_cp 0
49
set_option -retiming 1
50
set_option -fixgatedclocks 0
51
set_option -no_sequential_opt 0
52
 
53
#simulation options
54
set_option -write_verilog 0
55
set_option -write_vhdl 0
56
 
57
#VIF options
58
set_option -write_vif 1
59
 
60
#automatic place and route (vendor) options
61
set_option -write_apr_constraint 1
62
 
63
#set result format/file last
64
project -result_file "rev_1/ClaiRISC_core.vqm"
65
 
66
#
67
#implementation attributes
68
 
69
set_option -vlog_std v2001
70
set_option -dup 0
71
set_option -project_relative_includes 1
72
 
73
#par_1 attributes
74
set_option -job par_1 -add par
75
set_option -job par_1 -option run_backannotation 0
76
impl -active "rev_1"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.