OpenCores
URL https://opencores.org/ocsvn/lwrisc/lwrisc/trunk

Subversion Repositories lwrisc

[/] [lwrisc/] [trunk/] [SYN/] [rev_1/] [ClaiRISC_core_rm.tcl] - Blame information for rev 19

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 mcupro
set_global_assignment -name ROOT "|ClaiRISC_core" -remove
2
set_global_assignment -name FAMILY -remove
3
set_global_assignment -section_id clk_setting -name DUTY_CYCLE "50.00" -remove
4
set_instance_assignment -entity ClaiRISC_core -to clk -name GLOBAL_SIGNAL ON -remove
5
set_instance_assignment -entity ClaiRISC_core -to clk -name USE_CLOCK_SETTINGS clk_setting -remove
6
set_global_assignment -section_id clk_setting -name FMAX_REQUIREMENT "120.7MHZ" -remove
7
set_global_assignment -name TAO_FILE "myresults.tao" -remove
8
set_global_assignment -name SOURCES_PER_DESTINATION_INCLUDE_COUNT "1000" -remove
9
set_global_assignment -name ROUTER_REGISTER_DUPLICATION ON -remove
10
set_global_assignment -name REMOVE_DUPLICATE_LOGIC "OFF" -remove
11
set_global_assignment -name REMOVE_DUPLICATE_REGISTERS "OFF" -remove
12
set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS "ON" -remove
13
set_global_assignment -name EDA_RESYNTHESIS_TOOL "AMPLIFY" -remove

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.