1 |
9 |
mcupro |
<html>
|
2 |
|
|
<body><samp><pre>
|
3 |
|
|
<!@TC:1205142074>
|
4 |
|
|
#Program: Synplify Pro 8.1
|
5 |
|
|
#OS: Windows_NT
|
6 |
|
|
|
7 |
|
|
<a name=compilerReport13>$ Start of Compile
|
8 |
|
|
#Mon Mar 10 17:41:12 2008
|
9 |
|
|
|
10 |
|
|
Synplicity Verilog Compiler, version 3.1.0, Build 049R, built May 3 2005
|
11 |
|
|
Copyright (C) 1994-2005, Synplicity Inc. All Rights Reserved
|
12 |
|
|
|
13 |
|
|
@I::"C:\Program Files\Synplicity\fpga_81\lib\altera\altera.v"
|
14 |
|
|
@I::"C:\Program Files\Synplicity\fpga_81\lib\altera\cyclone.v"
|
15 |
|
|
@I::"C:\Program Files\Synplicity\fpga_81\lib\altera\altera_mf.v"
|
16 |
|
|
@I::"C:\Program Files\Synplicity\fpga_81\lib\altera\altera_lpm.v"
|
17 |
|
|
@I::"D:\LWRISC\RTL\sim_rom.v"
|
18 |
|
|
@I::"D:\LWRISC\RTL\test.v"
|
19 |
|
|
@I::"D:\LWRISC\RTL\mem_man.v"
|
20 |
|
|
@I:"D:\LWRISC\RTL\mem_man.v":"D:\LWRISC\RTL\clairisc_def.h"
|
21 |
|
|
@I::"D:\LWRISC\RTL\memory.v"
|
22 |
|
|
@I:"D:\LWRISC\RTL\memory.v":"D:\LWRISC\RTL\clairisc_def.h"
|
23 |
|
|
@I:"D:\LWRISC\RTL\memory.v":"D:\LWRISC\RTL\rom_set.h"
|
24 |
|
|
@I::"D:\LWRISC\RTL\risc_core.v"
|
25 |
|
|
@I:"D:\LWRISC\RTL\risc_core.v":"D:\LWRISC\RTL\clairisc_def.h"
|
26 |
|
|
@I::"D:\LWRISC\RTL\altera\rom512x12.v"
|
27 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom512x12.v:39:12:39:25:@N::@XP_MSG">rom512x12.v(39)</a><!@TM:1205142084> | Read directive translate_off
|
28 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom512x12.v:41:12:41:24:@N::@XP_MSG">rom512x12.v(41)</a><!@TM:1205142084> | Read directive translate_on
|
29 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom512x12.v:58:16:58:29:@N::@XP_MSG">rom512x12.v(58)</a><!@TM:1205142084> | Read directive translate_off
|
30 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom512x12.v:76:16:76:28:@N::@XP_MSG">rom512x12.v(76)</a><!@TM:1205142084> | Read directive translate_on
|
31 |
|
|
@I::"D:\LWRISC\RTL\altera\rom1024x12.v"
|
32 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom1024x12.v:39:12:39:25:@N::@XP_MSG">rom1024x12.v(39)</a><!@TM:1205142084> | Read directive translate_off
|
33 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom1024x12.v:41:12:41:24:@N::@XP_MSG">rom1024x12.v(41)</a><!@TM:1205142084> | Read directive translate_on
|
34 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom1024x12.v:58:16:58:29:@N::@XP_MSG">rom1024x12.v(58)</a><!@TM:1205142084> | Read directive translate_off
|
35 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom1024x12.v:76:16:76:28:@N::@XP_MSG">rom1024x12.v(76)</a><!@TM:1205142084> | Read directive translate_on
|
36 |
|
|
@I::"D:\LWRISC\RTL\altera\rom2048x12.v"
|
37 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom2048x12.v:39:12:39:25:@N::@XP_MSG">rom2048x12.v(39)</a><!@TM:1205142084> | Read directive translate_off
|
38 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom2048x12.v:41:12:41:24:@N::@XP_MSG">rom2048x12.v(41)</a><!@TM:1205142084> | Read directive translate_on
|
39 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom2048x12.v:58:16:58:29:@N::@XP_MSG">rom2048x12.v(58)</a><!@TM:1205142084> | Read directive translate_off
|
40 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom2048x12.v:76:16:76:28:@N::@XP_MSG">rom2048x12.v(76)</a><!@TM:1205142084> | Read directive translate_on
|
41 |
|
|
@I::"D:\LWRISC\RTL\altera\ram128x8.v"
|
42 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\ram128x8.v:141:12:141:25:@N::@XP_MSG">ram128x8.v(141)</a><!@TM:1205142084> | Read directive translate_off
|
43 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\ram128x8.v:143:12:143:24:@N::@XP_MSG">ram128x8.v(143)</a><!@TM:1205142084> | Read directive translate_on
|
44 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\ram128x8.v:169:31:169:44:@N::@XP_MSG">ram128x8.v(169)</a><!@TM:1205142084> | Read directive translate_off
|
45 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\ram128x8.v:184:31:184:43:@N::@XP_MSG">ram128x8.v(184)</a><!@TM:1205142084> | Read directive translate_on
|
46 |
|
|
@I::"D:\LWRISC\RTL\altera\rom32x12.v"
|
47 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom32x12.v:39:12:39:25:@N::@XP_MSG">rom32x12.v(39)</a><!@TM:1205142084> | Read directive translate_off
|
48 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom32x12.v:41:12:41:24:@N::@XP_MSG">rom32x12.v(41)</a><!@TM:1205142084> | Read directive translate_on
|
49 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom32x12.v:58:16:58:29:@N::@XP_MSG">rom32x12.v(58)</a><!@TM:1205142084> | Read directive translate_off
|
50 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom32x12.v:76:16:76:28:@N::@XP_MSG">rom32x12.v(76)</a><!@TM:1205142084> | Read directive translate_on
|
51 |
|
|
@I::"D:\LWRISC\RTL\altera\rom64x12.v"
|
52 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom64x12.v:39:12:39:25:@N::@XP_MSG">rom64x12.v(39)</a><!@TM:1205142084> | Read directive translate_off
|
53 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom64x12.v:41:12:41:24:@N::@XP_MSG">rom64x12.v(41)</a><!@TM:1205142084> | Read directive translate_on
|
54 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom64x12.v:58:16:58:29:@N::@XP_MSG">rom64x12.v(58)</a><!@TM:1205142084> | Read directive translate_off
|
55 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom64x12.v:76:16:76:28:@N::@XP_MSG">rom64x12.v(76)</a><!@TM:1205142084> | Read directive translate_on
|
56 |
|
|
@I::"D:\LWRISC\RTL\altera\rom128x12.v"
|
57 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom128x12.v:39:12:39:25:@N::@XP_MSG">rom128x12.v(39)</a><!@TM:1205142084> | Read directive translate_off
|
58 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom128x12.v:41:12:41:24:@N::@XP_MSG">rom128x12.v(41)</a><!@TM:1205142084> | Read directive translate_on
|
59 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom128x12.v:58:16:58:29:@N::@XP_MSG">rom128x12.v(58)</a><!@TM:1205142084> | Read directive translate_off
|
60 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom128x12.v:76:16:76:28:@N::@XP_MSG">rom128x12.v(76)</a><!@TM:1205142084> | Read directive translate_on
|
61 |
|
|
@I::"D:\LWRISC\RTL\altera\rom256x12.v"
|
62 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom256x12.v:39:12:39:25:@N::@XP_MSG">rom256x12.v(39)</a><!@TM:1205142084> | Read directive translate_off
|
63 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom256x12.v:41:12:41:24:@N::@XP_MSG">rom256x12.v(41)</a><!@TM:1205142084> | Read directive translate_on
|
64 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom256x12.v:58:16:58:29:@N::@XP_MSG">rom256x12.v(58)</a><!@TM:1205142084> | Read directive translate_off
|
65 |
|
|
@N: : <a href="d:\lwrisc\rtl\altera\rom256x12.v:76:16:76:28:@N::@XP_MSG">rom256x12.v(76)</a><!@TM:1205142084> | Read directive translate_on
|
66 |
|
|
Verilog syntax check successful!
|
67 |
|
|
File D:\LWRISC\RTL\sim_rom.v changed - recompiling
|