OpenCores
URL https://opencores.org/ocsvn/lxp32/lxp32/trunk

Subversion Repositories lxp32

[/] [lxp32/] [trunk/] [verify/] [lxp32/] [src/] [firmware/] [test010.asm] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ring0_mipt
/*
2
 * This test verifies interrupt handling using a simple timer model
3
 */
4
 
5
        lc r100, 0x10000000 // test result output pointer
6
        lc r101, halt
7
        lc r102, failure
8
        lc r103, 0x20000000 // timer: number of pulses (0xFFFFFFFF - infinite)
9
        lc r104, 0x20000004 // timer: delay between pulses (in cycles)
10
 
11
        lc iv0, timer_handler0
12
        lc iv1, timer_handler1
13
        mov cr, 3 // enable interrupts 0 and 1
14
 
15
        lc r32, 2000 // cycle counter
16
        lc r33, cnt_loop
17
        mov r34, 0 // interrupt 0 call counter
18
        mov r35, 0 // interrupt 1 call counter
19
 
20
        sw r104, 100
21
        sw r103, 10
22
 
23
cnt_loop:
24
        sub r32, r32, 1
25
        cjmpug r33, r32, 0 // cnt_loop
26
 
27
        cjmpne r102, r34, 10 // failure
28
        cjmpne r102, r35, 4 // failure
29
 
30
        sw r100, 1
31
        jmp r101 // halt
32
 
33
failure:
34
        sw r100, 2
35
 
36
halt:
37
        hlt
38
        jmp r101 // halt
39
 
40
timer_handler0:
41
        add r34, r34, 1
42
        lc r0, 0x10000004
43
        sw r0, r34
44
        cjmpne irp, r34, 5 // exit interrupt handler if r34!=5
45
        mov cr, 1 // disable interrupt 1
46
        iret
47
 
48
timer_handler1:
49
        add r35, r35, 1
50
// Interrupt 1 has lower priority than interrupt 0 and will be called later
51
        cjmpne r102, r34, r35
52
        lc r0, 0x10000008
53
        sw r0, r35
54
        iret

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.