OpenCores
URL https://opencores.org/ocsvn/lxp32/lxp32/trunk

Subversion Repositories lxp32

[/] [lxp32/] [trunk/] [verify/] [lxp32/] [src/] [firmware/] [test014.asm] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 ring0_mipt
/*
2
 * Test "hlt" instruction
3
 */
4
 
5
        lc r100, 0x10000000 // test result output pointer
6
        lc r101, halt
7
        lc r103, 0x20000000 // timer: number of pulses (0xFFFFFFFF - infinite)
8
        lc r104, 0x20000004 // timer: delay between pulses (in cycles)
9
 
10
        lc iv0, timer_handler
11
        mov r10, 2
12
        mov cr, 1 // enable interrupt 0
13
        lc r0, 1000
14
        sw r104, r0
15
        sw r103, 1
16
 
17
        hlt
18
 
19
        sw r100, r10 // r10 will be 2 if interrupt hasn't been called, which is a failure code
20
 
21
halt:
22
        hlt
23
        jmp r101 // halt
24
 
25
timer_handler:
26
        mov r10, 1
27
        iret

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.